A new montgomery modular multiplication algorithm and its VLSI design for RSA cryptosystem

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 3780-3783

  Chen, Jun Hong ^a   Wu, Haw Shiuan ^a   Shieh, Ming Der ^a   Lin, Wen Ching ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; LOGIC DESIGN; PUBLIC KEY CRYPTOGRAPHY;

CARRY PROPAGATION DELAY; MONTGOMERY MODULAR MULTIPLICATION;

VLSI CIRCUITS;

EID: 34548831373     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378784     Document Type: Conference Paper

References (13)

1. W. Diffie and M. E. Hellman, "New Directions in Cryptography," IEEE Trans. on Information Theory, Vol. IT-22, No. 6, pp. 644-654, 1976.
2. R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptosystems," Communications of the ACM, Vol. 21, pp. 120-126, Feb. 1978,.
3. P. L. Montgomery, "Modular multiplication without trial division," Mathematics of Computation, Vol. 44, pp. 519-521, Apr. 1985.
4. T. W. Kwon, C. S. You, W. S. Heo, Y. K. Kang, and J.R. Choi, "Two implementation methods of a 1024-bit RSA cryptoprocessor based on modified Montgomery algorithm," IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 650-653, May 2001.
5. A. Cilardo, A.Mazzeo, L. Romano, and G. P. Saggese, "Carry-Save Montgomery Modular Exponentiation on Reconfigurable Hardware," Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Vol. 3, pp. 206-211, Feb. 2004.
6. C. McIvor, M. McLoone, and J.V. McCanny, "Fast Montgomery Modular Multiplication and RSA Cryptographic Processor Architectures," the 37th Asilomar Conference on Signals, Systems and Computers, Vol. 1, pp. 379-384, Nov. 2003.
7. K Manochehri, and Pourmozaferi, "Fast Montgomery Modular Multiplication by Pipelined CSA Architecture," IEEE International Conference on Microelectronics, pp. 144-147, Dec. 2004.
8. C. McIvor, M. McLoone, and J.V. McCanny, "Modified Montgomery modular multiplication and RSA exponentiation techniques," IEE Proceedings-Computers and Digital Techniques, Vol. 151, No. 6, pp. 402408. Nov. 2004
9. C. C. Yang, T. S. Chang, and C. W. Jen, "A New RSA Cryptosystem Hardware Design Based on Montgomery's Algorithm," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, Issue 7, pp. 908-913, July 1998.
10. Q. Liu, F. Ma, D. Tong, and X. Cheng, "A Regular Parallel RSA Processor," IEEE Midwest Symposium on Circuits and Systems, Vol. 3, pp. iii-467-470, July 2004
11. A. P. Fournaris, and O. Koufopavlou, "A New RSA Encryption Architecture and Hardware Implementation based on Optimized Montgomery Multiplication," IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 4645-4648, May 2005.
12. C. D. Walter, "Systolic Modular Multiplication," IEEE Transactions on Computers, Vol.42, No. 3, pp. 376-378, Mar. 1993.
13. Artisan Components, "TSMC 0.13 μm (CL013G) Process 1.2-Volt SAGE-XTM Standard Cell Library Databook," Jan. 2004.