A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2m)

IEEE Transactions on Computers

Volumn 54, Issue 3, 2005, Pages 370-380

  Daneshbeh, Amir K ^a   Hasan, M Anwar ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Division; Extended Euclidean algorithm; Field arithmetic; Finite fields; Inversion; Systolic arrays

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; CRYPTOGRAPHY; LOGIC GATES; POLYNOMIALS; SYSTOLIC ARRAYS;

DIVISION; EXTENDED EUCLIDEAN ALGORITHM; FIELD ARITHMETIC; FINITE FIELDS; MULTIPLICATIVE INVERSION;

DIGITAL ARITHMETIC;

EID: 14844344079     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2005.35     Document Type: Article

References (19)

1. E. Berlekamp, Algebraic Coding Theory. McGraw-Hill, 1968.
2. A. Menezes, P. van Ooreschot, and S. Vanstone, Handbook of Applied Cryptography. CRC Press, 1996.
3. m) Using Normal Basis," Information and Computation vol. 78, pp. 171-177, 1988.
4. C.-T. Huang and C.-W. Wu, "High-Speed C-Testable Systolic Array Design for Galois-Field Inversion," Proc. European Design and Test Conf. pp. 342-346, Mar. 1997.
5. R. Schroeppel, H. Orman, S. O'Malley, and O. Spatscheck, "Fast Key Exchange with Elliptic Curve Systems," Advances in Cryptology, Proc. EUROCRYPT '95, pp. 43-56, 1995.
6. m) Based on Extended Binary GCD Algorithm," Trans. Inst. of Electronics, Information and Comm. Engineers, IEICE '02, vol. E85, no. 5, pp. 994-999, 2002.
7. m)," IEEE Trans. Computers, vol. 47, no. 9, pp. 960-970, Sept. 1998.
8. M)," Proc. Technical Papers, Int'l Symp. VLSI Technology, Systems, and Applications, pp. 113-117, June 1997.
9. m)," IEE Proc. Computers and Digital Techniques, vol. 145, no. 4, pp. 272-278, July 1998.
10. m): A High Speed Low-Complexity Design," Proc IEEE Int'l Symp. Circuits and Systems (ISCAS '01), vol. 4, pp. 33-36, 2001.
11. m) for Secure Communication," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '02), vol. 5, pp. 733-736, 2002.
12. Z. Yan and D. Sarwate, "Systolic Architectures for Finite Field Inversion and Division," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '02), vol. 5, pp. 789-792, 2002.
13. m)," IEEE Trans. Computers, vol. 42, no. 8, pp. 1010-1015, Aug. 1993.
14. A.F. Tenca, G. Todorov, and C. Koc, "High-Radix Design of a Scalable Modular Multiplier," Proc. Third Int'l Workshop Crypto-graphic Hardware and Embedded Systems (CHES 2001), pp. 185-201, May 2001.
15. m)," Technical Report CORR 2002-35, http://www.cacr.math.uwaterloo.ca, Dec. 2002.
16. m)," Proc. 16th. IEEE Symp. Computer Arithmetic (Arith-16), pp. 174-187, June 2003.
17. m),"" IEEE Trans. Computers, vol. 47, no. 10, pp. 1161-1167, Oct. 1998.
18. m)," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '98), vol. 2, pp. 478-481, 1998.
19. J. McCanny, R. Evans, and J. McWhirter, "Use of Unidirectional Data Flow in Bit-Level Systolic Array Chips," Electronics Letters, vol. 22, pp. 540-541, May 1986.