TIMBER: Time borrowing and error relaying for online timing error resilience

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1554-1559

  Choudhury, Mihir ^a   Chandra, Vikas ^b   Mohanram, Kartik ^a   Aitken, Robert ^b  

^a Rice University   (United States)

^b ARM R and D   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; ECONOMIC AND SOCIAL EFFECTS; FLIP FLOP CIRCUITS; TIMBER; TIMING CIRCUITS;

CIRCUIT ELEMENTS; DYNAMIC VARIABILITY; IMPROVING PERFORMANCE; INSTRUCTION REPLAY; ONLINE TECHNIQUE; PIPELINE STAGES; RELIABLE OPERATION; TECHNOLOGY SCALING;

ERRORS;

EID: 77953099989     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457058     Document Type: Conference Paper

References (20)

1. A. Wang et al., Adaptive Techniques for Dynamic Processor Optimization. Springer, 2008.
2. A. Tiwari et al., "ReCycle: Pipeline adaptation to tolerate process variation," in Proc. Intl. Symposium on Computer Architecture, pp. 323-334, 2007.
3. M. Wieckowski et al., "Timing yield enhancement through soft edge flip-flop based design," in Proc. Custom Integrated Circuits Conference, pp. 543-546, 2008.
4. L. X. Liang et al., "Revival: A variation-tolerant architecture using voltage interpolation and variable latency," Proc. Intl. Symposium on Microarchitecture, vol. 29, pp. 127-138, 2009.
5. P. Franco et al., "On-line delay testing of digital circuits," in Proc. VLSI Test Symposium, pp. 167-173, 1994.
6. M. Favalli et al., "Sensing circuit for on-line detection of delay faults," IEEE Trans. VLSI Systems, vol. 4, pp. 130-133, 1996.
7. C. Metra et al., "On-line detection of logic errors due to crosstalk, delay, and transient faults," in Proc. Intl. Test Conference, pp. 524-533, 1998.
8. M. Nicolaidis, "Time redundancy based soft error tolerance to rescue nanometer technologies," in Proc. VLSI Test Symposium, pp. 86-94, 1999.
9. Y. Tsiatouhas et al., "A sense amplifier based circuit for concurrent detection of soft and timing errors in CMOS ICs," in Proc. Intl. On-line Testing Symposium, pp. 12-16, 2003.
10. M. Agarwal et al., "Circuit failure prediction and its application to transistor aging," in Proc. VLSI Test Symposium, pp. 277-286, 2007.
11. T. Sato et al., "A simple flip-flop circuit for typical-case designs for DFM," in Proc. Intl. Symposium on Quality Electronic Design, pp. 539-544, 2007.
12. K. Bowman et al., "Circuit techniques for dynamic variation tolerance," in Proc. Design Automation Conference, pp. 4-7, 2009.
13. M. R. Choudhury et al., "Masking timing errors on speed-paths in logic circuits," in Proc. Design Automation and Test in Europe, pp. 87-92, 2009.
14. D. Ernst et al., "Razor: A low-power pipeline based on circuit-level timing speculation," in Proc. Intl. Symposium on Microarchitecture, pp. 7-18, 2003.
15. K. Bowman et al., "Energy-efficient and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance," in Proc. Intl. Conference on Integrated Circuit Design and Technology, pp. 155-158, 2008.
16. M. Kurimoto et al., "Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling," in Proc. Design Automation Conference, pp. 884-889, 2008.
17. K. Hirose et al., "Delay-compensation flip-flop with in-situ error monitoring for low-power and timing-error-tolerant circuit design," Japanese Journal of Applied Physics, vol. 47, pp. 2779-2787, 2008.
18. A. Paschalis et al., "Concurrent delay testing in totally self-checking systems," in Journal of Electronic Testing: Theory and Applications, vol. 12, pp. 55-61, 1998.
19. B. Paul et al., "Impact of NBTI on the temporal performance degradation of digital circuits," IEEE Electron Device Letters, vol. 26, pp. 560-562, 2005.
20. M. Ghasemazar et al., "A mathematical solution to power optimal pipeline design by utilizing soft-edge flip-flops," in Proc. Intl. Symposium on Low Power Electronics and Design, pp. 33-38, 2008.