COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance

IEEE Transactions on Computers

Volumn 48, Issue 4, 1999, Pages 417-441

  Dave, Bharat P ^a,b   Jha, Niraj K ^a,c  

^a IEEE

^b LUCENT TECHNOLOGIES   (United States)

^c Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AVAILABILITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; ERROR DETECTION; REAL TIME SYSTEMS; REDUNDANCY; RELIABILITY; SPECIFICATIONS;

HARDWARE-SOFTWARE COSYNTHESIS; SYSTEM SYNTHESIS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0032666810     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.762534     Document Type: Article

References (31)

1. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Co., 1979.
2. Y.-K. Kwok and I. Ahmad, "Dynamic Critical-Path Scheduling: An Effective Technique for Allocating Task Graphs to Multiprocessors," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 5, pp. 506-521, May 1996.
3. A. Kalavade and E.A. Lee, "A Hardware-Software Codesign Methodology for DSP Applications," IEEE Design & Test of Computers, vol. 10, no. 3, pp. 16-28, Sept. 1993.
4. R. Ernst, J. Henkel and T. Benner, "Hardware-Software Co-Synthesis for Microcontrollers," IEEE Designs & Test of Computers, vol. 10, no. 4, pp. 64-75, Dec. 1993.
5. F. Vahid, J. Cheng, and D.D. Gajski, "A Binary-Constraint Search Algorithm for Minimizing Hardware During Hardware/Software Partitioning," Proc. European Design Automation Conf., pp. 214-219, Sept. 1994.
6. E. Barros, W. Rosenstiel, and X. Xiong, "A Method for Partitioning UNITY Language to Hardware and Software," Proc. European Design Automation Conf., pp. 220-225, Sept. 1994.
7. A. Jantsch et al., "Hardware/Software Partitioning and Minimizing Memory Interface Traffic," Proc. European Design Automation Conf., pp. 226-231, Sept. 1994.
8. R.K. Gupta, "Hardware-Software Cosynthesis of Digital Systems," PhD thesis, Stanford Univ., 1994.
9. W. Wolf, "Hardware-Software Co-Design of Embedded Systems," Proc. IEEE, pp. 967-989, July 1994.
10. S. Prakash and A. Parker, "SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems," J. Parallel and Distributed Computing, vol. 16, pp. 338-351, Dec. 1992.
11. J.G. D'Ambrosio and X. Hu, "Configuration-Level Hardware/Software Partitioning for Real-Time Systems," Proc. Int'l Workshop Hardware-Software Co-Design, pp. 34-41, Sept. 1994.
12. T.-Y. Yen and W. Wolf, "Communication Synthesis for Distributed Embedded Systems," Proc. Int'l Conf. Computer-Aided Design, pp. 288-294, Nov. 1995.
13. J. Hou and W. Wolf, "Process Partitioning for Distributed Embedded Systems," Proc. Int'l Workshop Hardware/Software Codesign, pp. 70-76, Sept. 1996.
14. D. Kirovski and M. Potkonjak, "System-Level Synthesis Of Low-Power Real-Time Systems," Proc. Design Automation Conf., pp. 697-702, June 1997.
15. S. Srinivasan and N.K. Jha, "Hardware-Software Co-Synthesis of Fault-Tolerant Real-Time Distributed Embedded Systems," Proc. European Design Automation Conf., pp. 334-339, Sept. 1995.
16. B.P. Dave, G. Lakshminarayana, and N.K. Jha, "COSYN: Hardware-Software Co-Synthesis of Embedded Systems," Proc. Design Automation Conf., pp. 703-708, June 1997.
17. S. Yajnik, S. Srinivasan and N.K. Jha, "TBFT: A Task Based Fault Tolerance Scheme for Distributed Systems," Proc. ISCA Int'l Conf. Parallel and Distributed Computing Systems, pp. 483-489, Oct. 1994.
18. S.M. Shatz, J.-P Wang, and M. Goto, "Task Allocation for Maximizing Reliability of Distributed Computer Systems," IEEE Trans. Computers, vol. 41, no. 9, pp. 1,156-1,168, Sept. 1992.
19. S. Kartik and C.S.R. Murthy, "Improved Task-Allocation Algorithms to Maximize Reliability of Redundant Distributed Computing Systems," IEEE Trans. Reliability, vol. 44, no. 4, pp. 575-586, Dec. 1995.
20. A. Dasgupta and R. Karri, "Optimal Algorithms of Reliable Application-Specific Heterogeneous Multiprocessors," IEEE Trans. Reliability, vol. 44, no. 4, pp. 603-613, Dec. 1995.
21. F. Distante and V. Piuri, "Hill-Climbing Heuristics for Optimal Hardware Dimensioning and Software Allocation in Fault-Tolerant Distributed Systems," IEEE Trans. Reliability, vol. 38, no. 1, pp. 28-39, Apr. 1989.
22. B.P. Dave and N.K. Jha, "CASPER: Concurrent Hardware-Software Co-Synthesis of Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures," Proc. Design Automation and Test in Europe Conf., pp. 118-125, Feb. 1998.
23. N.K. Jha and S. Kundu, Testing and Reliable Design of CMOS Circuits. Norwell, Mass.: Kluwer Academic, 1990.
24. F. Wang, K. Ramamritham, and J.A. Stankovic, "Determining Redundancy Levels for Fault Tolerant Real-Time Systems," IEEE Trans. Computers, vol. 44, no. 2, pp. 292-301, Feb. 1995.
25. E. Lawler and C. Martel, "Scheduling Periodically Occurring Tasks on Multiple Processors," Information Processing Letters, vol. 12, pp. 9-12, Feb. 1981.
26. D.G. Corneil, and C.C. Gotlieb, "An Efficient Algorithm for Graph Isomorphism," J. ACM, vol. 17, no. 1, pp. 51-64, Jan. 1970.
27. C.M. Hoffman, Group-Theoretic Algorithms and Graph Isomorphism. Berlin: Springer-Verlag, 1982.
28. N. Ravinchandran, Stochastic Methods in Reliability. New York: John Wiley & Sons, 1990.
29. K.K. Aggarwal, Reliability Engineering. Dodrecht, The Netherlands: Kluwer Academic, 1993.
30. J.D. Musa, A. Iannino, and K. Okumoto, Software Reliability: Measurement, Prediction, Application. New York: McGraw-Hill, 1990.
31. Bellcore, "Generic Reliability Assurance Requirements for Fiber Optic Transport Systems," Technical Reference TR-NTW-00418, Dec. 1992.