Contango: Integrated optimization of SoC clock networks

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1468-1473

  Lee, Dongjin ^a   Markov, Igor L ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADVERSE EFFECT; CLOCK NETWORK; CONTANGO; INTEGRATED OPTIMIZATION; ON-CHIP CLOCKS; SEMICONDUCTOR TECHNOLOGY; SYNCHRONOUS CIRCUITS; TEXAS INSTRUMENTS;

COMPUTER AIDED DESIGN; ELECTRIC CLOCKS; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; SEMICONDUCTOR DEVICE MANUFACTURE;

NETWORKS (CIRCUITS);

EID: 77953087445     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. K. D. Boese, A. B. Kahng, "Zero-Skew Clock Routing Trees with Minimum Wirelength," ASIC'92, pp.111-115
2. T.-H. Chao et al., "Zero Skew Clock Routing with Minimum Wirelength," IEEE Trans. on Circ. & Sys., 39(11), pp. 799-814, 1992.
3. J. Cong et al, "Bounded-Skew Clock and Steiner Routing," ACM Trans. on DAES 1998, pp. 341-388.
4. M. Edahiro, "A Clustering-Based Optimization Algorithm in Zero-Skew Routings," DAC'93, pp. 612-616.
5. L. v. Ginneken, "Buffer Placement in Distributed RC-tree Networks For Minimal Elmore Delay," ISCAS'90,pp.865-868.
6. R. Ho, K. Mai, M. Horowitz, "The Future of Wires," Proc. IEEE, 89(4), pp. 490-504, 2001.
7. J.-H. Huang, A. B. Kahng, C.-W. Tsao, "On Bounded-Skew Routing Tree Problem," DAC'95, pp.508-513.
8. A. B. Kahng,C.-W. Tsao,"Practical Bounded-Skew Clock Routing," J. VLSI Signal Proc. 16(1997), pp.199-215.
9. A. B. Kahng et al, "Interconnect Tuning Strategies for High-Performance ICs," DATE'98, pp. 471-478.
10. J. Long, H. Zhou, S.O. Memik, "An O(nlogn) Edge-Based Algorithm for Obstacle-Avoiding Rectilinear Steiner Tree Construction," ISPD'08, pp. 126-133.
11. R. S. Shelar, "An Algorithm for Routing with Capacitance/Distance Constraints for Clock Distribution in Microprocessors," ISPD'09, pp. 141-148.
12. W. Shi, Z. Li, "A Fast Algorithm for Optimal Buffer Insertion," IEEE Trans. on CAD 24(6), pp.879-891,2005.
13. C. Sze et al, "ISPD 2009 Clock-network Synthesis Contest," ISPD'09, pp. 149-150. http://www.sigda.org/ispd/contests/ispd09cts.html.
14. R. S. Tsay, "An Exact Zero-Skew Clock Routing Algorithm," IEEE Trans. on CAD 12(2), pp.242-249, 1993.
15. W. Zhao, Y. Cao, "New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration," IEEE Trans. on Electron Devices, 53(11), pp. 2816-2823, 2006.