Increasing power efficiency of multi-core network processors through data filtering

Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02

Volumn , Issue , 2002, Pages 108-116

  Memik, Gokhan ^a   Mangione Smith, William H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Chip multiprocessors; Data locality; Network processors; Power reduction; Remote procedure call

Indexed keywords

CHIP MULTIPROCESSOR; DATA LOCALITY; NETWORK PROCESSOR; POWER REDUCTIONS; REMOTE PROCEDURE CALL;

BUSES; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NANOTECHNOLOGY; PROGRAM COMPILERS; SHAPE MEMORY EFFECT; SYNTHESIS (CHEMICAL); SYSTEMS ANALYSIS;

DATA REDUCTION;

EID: 77953016638     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581630.581647     Document Type: Conference Paper

References (28)

1. Abraham, S. G., R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. Predictability of Load/Store Instruction Latencies. In Proceedings of Twenty-sixth International Symposium on Microarchitecture (MICRO-26), Dec. 1993.
2. Albonesi, D. H. Selective cache ways. In Proceedings of Int. Symposium of Microarchitecture, Nov. 1999, Haifa / Israel.
3. Asthana, A., M. Cravatts, and P. Krzyzanowski. Towards a Programming Environment for a Computer with Intelligent Memory. In Proceedings of Proc. of the Parallel Architectures and Compilation Techniques, Aug. 1994, Montreal / Canada.
4. Bahar, R. I., G. Albera, and S. Manne. Power and Performance Tradeoffs using Various Caching Strategies. In Proceedings of International Symposium on Low Power Electronics and Design, Aug. 1998, Monterey / CA.
5. Bellas, N., I. Hajj, C. Polychronopoulos, and G. Stamoulis. Architectural and compiler support for energy reduction in the memory hierarchy of high performance processors. In Proceedings of Intl. Symposium on Low Power Electronics and Design, Aug. 1998.
6. Benitez, M. E. and J. W. Davidson. Code Generation for Streaming: An Access/Execute Mechanism. In Proceedings of Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, Los Alamitos / CA.
7. C-port Corp. C-5 Network Processor Architecture Guide. C5NPD0-AG/D, May 2001.
8. D. Patterson, et al., A Case for Intelligent RAM: IRAM, in IEEE Micro. April 1997.
9. Gonzalez, A., C. Aliagas, and M. Valero. A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality. In Proceedings of International Conference on Supercomputing, 338-347, July 1995.
10. Gonzalez, R. and M. Horowitz, Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 1996. 31(9): p. 1277-1284 (Pubitemid 126576632)
11. Halfhill, T. R., Intel Network Processor Targets Routers, in Microprocessor Report. Sep. 13, 1999.
12. IBM Corp. IBM PowerNP NP4GS3 Network Processor Datasheet. IBM technical library, np3-DLTOC.fm.08, May 2001.
13. Johnson, T. L. and W. W. Hwu. Run-Time Adaptive Cache Hierarchy Management via Reference Analysis. In Proceedings of 24th International Symposium on Computer Architecture (ISCA), 315-326, June 1997, Denver, CO.
14. Jouppi, N. P. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache Prefetch Buffers. In Proceedings of 25 Years {ISCA}: Retrospectives and Reprints, 388-397, 1998.
15. Kin, J., M. Gupta, and W. H. Mangione-Smith. The Filter Cache: an energy efficient memory structure. In Proceedings of Intl. Symposium on Microarchitecture, Dec. 1997, Research Triangle Park / NC.
16. Kogge, P. M., T. Sunaga, E. Retter, et al. Combined DRAM and Logic Chip for Massively Parallel Applications. In Proceedings of 16th IEEE Conference on Advanced Research in VLSI, March 1995, Raleigh / NC.
17. SimpleScalar LLC. SimpleScalar Home Page. http://www.simplescalar.com
18. Mangione-Smith, W. H. and G. Memik, Network Processing: Applications, Architectures and Examples. Tutorial at International Symposium on Microarchitecture, Austin / TX. Dec. 2001.
19. McKee, S. A., R. H. Klenke, K. L. Wright, W. A. Wulf, M. H. Salinas, J. H. Aylor, and A.P. Batson, Smarter Memory: Improving Bandwidth for Streamed References, in IEEE Computer. July 1998. p. 54-63.
20. Memik, G., W. H. Mangione-Smith, and W. Hu. NetBench: A Benchmarking Suite for Network Processors. In Proceedings of International Conference on Computer-Aided Design (ICCAD), pp. 39-42, Nov. 2001, San Jose / CA.
21. Montanaro, J., et al., A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE Journal of Solid-State Circuits, 1996. 31(11): p. 1703-1714
22. Moshovos, A., G. Memik, B. Falsafi, and A. Choudhary. JETTY: Snoop filtering for reduced power in SMP servers. In Proceedings of International Symposium on High Performance Computer Architecture (HPCA-7), Jan 2001, Toulouse / France.
23. Panda, P. R. and N. D. Dutt. Reducing Address Bus Transitions for Low Power Memory Mapping. In Proceedings of EDTC-96: IEEE European Design and Test Conference, pp. 63-67, March 1996, Paris / France.
24. Powell, M. D., S. H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd: A circuit technique to reduce leakage in cache memories. In Proceedings of Intl. Symposium on Low Power Electronics and Design, July 2000.
25. Rivers, J. A. and E. S. Davidson. Reducing conflicts in direct-mapped caches with a temporality-based design. In Proceedings of International Conference on Parallel Processing, 154-163 vol.1, 1996.
26. Tyson, G., M. Farrens, J. Matthews, and A. R. Pleszkun, Managing Data Caches Using Selective Cache Line Replacement. International Journal of Parallel Programming, 1997. 25(3): p. 213-242. (Pubitemid 127818259)
27. Wilton, S. and N. Jouppi. An enhanced access and cycle time model for on-chip caches. July 1995.
28. Zhang, Y. and M .J. Irwin. Energy-Delay Analysis for On-Chip Interconnect at System Level. In Proceedings of IEEE Computer Society Workshop on VLSI, 1999.