A digital frequency synthesizer for cognitive radio spectrum sensing applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 58, Issue 5 PART 2, 2010, Pages 1339-1348

  Rapinoja, Tapio ^a   Stadius, Kari ^a   Xu, Liangge ^a   Lindfors, Saska ^a,b   Kaunisto, Risto ^c   Pärssinen, Aarno ^c   Ryynänen, Jussi ^a  

^a AALTO UNIVERSITY   (Finland)

^b TEXAS INSTRUMENTS   (United States)

^c NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE AREA; CMOS PROCESSS; COGNITIVE RADIO; DIGITAL FREQUENCY SYNTHESIZER; FREQUENCY RANGES; FREQUENCY RESOLUTIONS; FUNDAMENTAL LIMITATIONS; HIGH FREQUENCY RESOLUTION; LOW POWER; OPERATIONAL BANDWIDTH; POWER CONSUMPTION; SETTLING TIME; SPECTRUM SENSING; WIDE-BAND;

CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; RADIO SYSTEMS; SYNTHESIS (CHEMICAL);

DIGITAL RADIO;

EID: 77952429544     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2010.2042859     Document Type: Conference Paper

References (16)

1. S. Haykin, "Cognitive radio: Brain-empowered wireless communications," IEEE J. Sel. Areas Commun., vol.23, no.2, pp. 201-220, Feb. 2005.
2. J. Lunden, V. Koivunen, A. Huttunent, and H. V. Poort, "Spectrum sensing in cognitive radios based on multiple cyclic frequencies," in Proc. CrownCom, Aug. 2007, pp. 37-43.
3. V. Turunen, M. Kosunen, A. Huttunen, S. Kallioinen, P. Ikonen, A. Pärssinen, and J. Ryynänen, "Implementation of cyclostationary feature detector for cognitive radios," in Proc. CrownCom, Jun. 2009, pp. 1-4.
4. H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis," IEEE J. Solid-State Circuits, vol.35, no.6, pp. 835-846, Jun. 2000.
5. D. E. Calbaza and Y. Savaria, "A direct digital period synthesis circuit," IEEE J. Solid-State Circuits, vol.37, no.8, pp. 1039-1045, Aug. 2002.
6. O. Susplugas and P. Philippe, "Multimode clock generation using delay-locked loop," Electron. Lett., vol.39, no.4, pp. 347-349, Feb. 2003.
7. T. Rapinoja et al., "A digital frequency synthesizer for cognitive radio spectrum sensing applications," in Proc. RFIC, Jun. 2009, pp. 423-426.
8. R. B. Staszewski et al., "All-digital PLL and transmitter for mobile phones," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2469-2482, Dec. 2005.
9. R. C. H. van de Beek, D. M. W. Leenaerts, and G. van der Weide, "A fast-hopping single-PLL 3-band MB-OFDM UWB synthesizer," IEEE J. Solid-State Circuits, vol.41, no.7, pp. 1522-1529, Jul. 2006.
10. V. Giannini et al., "A 2 mm 0.1-to-5 GHz SDR receiver in 45 nm digital CMOS," in Proc. Int. Solid-State Circuits Conf. Tech. Dig., Feb. , pp. 408-409.
11. S. Thuries, E. Tournier, A. Cathelin, S. Godet, and J. Graffeuil, "A 6-GHz low-power BiCMOS SiGe:C 0.25 m direct digital synthesizer," IEEE Microw.Wireless Compon. Lett., vol.18, no.1, pp. 46-48, Jan. 2008.
12. X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 5 GHz direct digital synthesizer MMIC with direct modulation and spur randomization," in Proc. RFIC, Jun. 2009, pp. 419-422.
13. B. M. Helal, M. Z. Straayer, G.-Y. Wei, and M. H. Perrott, "A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 855-863, Apr. 2008.
14. B. Mesgarzadeh and A. Alvandpour, "A low power DLL-based clock generator in open-loop mode," IEEE J. Solid-State Circuits, vol.44, no.7, pp. 855-863, Jul. 2009.
15. S.-J. Bae, H.-J. Chi, H.-R. Kim, and H.-J. Park, "A 3 Gb/s 8b singleended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients," in Proc. Inst. Solid-State Circuits Conf. Tech. Dig., Feb. , pp. 520-614.
16. K. Kimura and H. Asazawa, "Frequency mixer with a frequency doubler for integrated circuits," IEEE J. Solid-State Circuits, vol.29, no.9, pp. 1133-1137, Sep. 1994.