OS execution on multi-cores: Is out-sourcing worthwhile?

Operating Systems Review (ACM)

Volumn 43, Issue 2, 2009, Pages 104-105

  Nellans, David ^a   Balasubramonian, Rajeev ^a   Brunvand, Erik ^a  

^a University of Utah   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE-PATTERNS; HETEROGENEOUS CORES; MULTICORE CHIPS; OFF-LOADING; OPERATING SYSTEMS; POSITION PAPERS; POWER CONSUMPTION; SINGLE CHIPS; SYSTEM CALLS;

COMPUTER OPERATING SYSTEMS;

EID: 77952284959     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531793.1531812     Document Type: Conference Paper

References (10)

1. Anant Agarwal, John Hennessy, and Mark Horowitz. Cache Performance of Operating System and Multiprogramming Workloads. ACM Trans. Comput. Syst., 6(4):393-431, 1988. ISSN 0734-2071.
2. Jeffery A. Brown and Dean M. Tullsen. The Shared-Thread Multiprocessor. In Proceediings of ICS, pages 73-82, 2008.
3. Koushik Chakraborty, Philip M. Wells, and Gurindar S. Sohi. Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-Fly. In Proceedings of ASPLOS-XII, pages 283-292, New York, NY, USA, 2006. ACM. ISBN 1-59593-451-0.
4. J. Bradley Chen and Brian N. Bershad. The Impact of Operating System Structure on Memory System Performance. In Symposium on Operating Systems Principles, pages 120-133, 1993.
5. Tao Li and Lizy Kurian John. Operating System Power Minimization through Run-time Processor Resource Adaptation. IEEE Microprocessors and Microsystems, 30:189-198, June 2006.
6. Jeffrey C. Mogul, Jayaram Mudigonda, Nathan Binkert, Parthasarathy Ranganathan, and Vanish Talwar. Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems. Micro, IEEE, 28(3):26-41, May-June 2008. ISSN 0272-1732.
7. 2 Conference, Yorktown Heights, NY, September 2005.
8. Joshua Redstone, Susan J. Eggers, and Henry M. Levy. An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture. In Proceedings of ASPLOS-IX, pages 245-256, 2000.
9. S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, B. Cherkauer, J. Stinson, J. Benoit, R. Varada, J. Leung, R. Lim, and S. Vora. A 65-nm Dual-Core Multithreaded Xeon Processor With 16-MB L3 Cache. IEEE Journal of Solid State Circuits, 42(1):17-25, January 2007.
10. Richard Strong, Jayaram Mudigonda, Jeffrey C. Mogul, Nathan Binkert, and Dean Tullsen. Fast Switching of Threads Between Cores. Operating System Review - To Appear, April 2009.