Logical and physical restructuring of fan-in trees

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2010, Pages 67-74

  Xiang, Hua ^a   Ren, Haoxing ^a   Trevillyan, Louise ^a   Reddy, Lakshmi ^b   Puri, Ruchir ^a   Cho, Minsik ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM RESEARCH   (United States)

Author keywords

Commutative; Restructure; Symmetric function fan in tree

Indexed keywords

COMMUTATIVE; EFFICIENT DESIGNS; FAN-OUT; KEY FEATURE; LOGIC STRUCTURES; LOGIC SYNTHESIS; PHYSICAL DESIGN; PLACEMENT ALGORITHM; RESTRUCTURE; RESTRUCTURING ALGORITHMS; SYMMETRIC FUNCTIONS; TIMING PROBLEM; TREE ROOT; WIRE LENGTH; WIRING CONGESTION;

ALGORITHMS; DESIGN; SYNTHESIS (CHEMICAL); WIRE; WIRE DRAWING;

TREES (MATHEMATICS);

EID: 77952261968     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735023.1735046     Document Type: Conference Paper

References (16)

1. C. J. Alpert, C. Chu, and P. G. Villarrubia, The Comming of Age of Physical Synthesis, In Proc. ICCAD, pp. 246-249, Nov. 2007.
2. C. J. Alpert, S. Karandikar, Z. Li, G. J. Nam, S. Quay, H. Ren, C. Sze, P. Villarrubia, and M. Yildiz, The Nuts and Bolts of Physical Synthesis, In Proc. International Workshop on System Level Interconnect Prediction, pp. 89-94, 2007.
3. C. W. Chang, M. F. Hsiao, B. Hu, K. Wang, M. Marek-Sadowska, C. H. Cheng, and S. J. Chen, Fast Postplacement Optimization Using Functional Symmetries, IEEE Trans. on CAD, pp. 102-118, Jan. 2004.
4. C. W. Chang and M. Marek-Sadowska, Single-Pass Redundancy Addition and Removal, ICCAD, pp. 606-609, Nov. 2001.
5. K.-H. Chang, I. L. Markov, V. Bertacco, Post-placement rewiring and rebuffering by exhaustive search for functional symmetries., ICCAD, pp 56-63, 2005.
6. S. C. Chang, L. P. P. P. van Ginneken, M. Marek-Sadowska, Circuit optimization by rewiring, IEEE Transaction on Computers, pp. 962-969, Sep. 1999.
7. J. Cong and W. Long, Theory and Algorithm for SPFD-Based Global Rewiring, IWLS, pp.150-155, June 2001.
8. P. T. Darga,M. H. Liffiton, K. A. Sakallah, and I. L. Markov, Exploiting Structure in Symmetry Detection for CNF, pp. 530-534, DAC, 2004.
9. K. Keutzer, A. R. Newton, and N. Shenoy, The future of logic synthesis and physical design in deep-submicron process geometries, Proc. International Symposium on Physical Design, pp 218-224, 1997.
10. T. Kutzschebauch, and L. Stok, Congestion Aware Layout Driven Logic Synthesis, In Proc. ACM/IEEE Intl. Conf. on Computer-Aided Design, Nov. 2001.
11. J. Lipman, Current chip design flow is flawed, http://www.edadesignline. com/showArticle.jthml?articleID=192200410.
12. A. Mishchenko, Fast Computation of Symmetries in Boolean Functions, IEEE Trans. on CAD, pp. 1588-1593, Nov. 2003.
13. D. Pandini, L. T. Pileggi, and A. J. Strojwas, Congestion-Aware Logic Synthesis, In Proc. DATE, Mar. 2002.
14. M. Pedram, and N. Bhat, Layout Driven Logic Restructuring Decomposition. In Proc. ICCAD, pages 134-137, Nov. 1991.
15. R. Shelar, S. Sapatnekar, P. Saxena, and X. Wang, An Efficient Technology Mapping Algorithm Targeting Routing Congestion under Delay Constraints. In Proc. ISPD, pages 210-217, April 2005.
16. L. Trevillyan, D. Kung, R. Puri, L. N. Reddy, M. A. Kazda, An Integrated Environment for Technology Closure of Deep-Submicron IC Designs, IEEE Design and Test of Computers, Vol.21, pp. 14-22, 2004.