Fast computation of symmetries in Boolean functions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 11, 2003, Pages 1588-1593

  Mishchenko, Alan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Binary decision diagrams (BDDs); Boolean functions; Recursive procedures; Symmetric variables; Symmetry; Zero suppressed binary decision diagrams (ZBDDs)

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; DECISION THEORY; GRAPH THEORY; OPTIMIZATION; RECURSIVE FUNCTIONS; THEOREM PROVING;

BINARY DECISION DIAGRAM; SYMMETRIC VARIABLE; ZERO-SUPPRESSED BINARY DECISION DIAGRAM;

BOOLEAN FUNCTIONS;

EID: 0242720621     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.818371     Document Type: Article

References (24)

1. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, pp. 677-691, Aug. 1986.
2. M. Chrzanowska-Jeske, "Generalized symmetric variables," presented at the Int. Conf. Electronics, Circuits, and Systems, Msida, Malta, 2001.
3. O. Coudert, "Solving graph optimization problems with ZBDDs," in Proc. Eur. Design and Test Conf., 1997, pp. 224-228.
4. D. L. Dietmeyer and P. R. Schneider, "Identification of symmetry, redundancy, and equivalence of Boolean functions," IEEE Trans. Electron. Comput., vol. EC-16, pp. 804-817, Dec. 1967.
5. B. T. Drucker, C. M. Files, M. A. Perkowski, and M. Chrzanowska-Jeske, "Polarized pseudo-Kronecker symmetry with an application to the synthesis of lattice decision diagrams," in Proc. Int. Conf. Computational Intelligence and Multimedia Applications, 1998, pp. 745-755.
6. C. R. Edward and S. L. Hurst, "A digital synthesis procedure under function symmetries and mapping methods," IEEE Trans. Comput., vol. C-27, pp. 985-997, Nov. 1978.
7. G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Norwell, MA: Kluwer, 1996.
8. T. Kam, T. Villa, R. Brayton, and A. Sangiovanni-Vincentelli, Synthesis of Finite State Machines: Functional Optimization. Norwell, MA: Kluwer, 1997.
9. B.-G. Kim and D. L. Dietmeyer, "Multilevel logic synthesis of symmetric switching functions," IEEE Trans. Computer-Aided Design, vol. 10, pp. 436-446, Apr. 1991.
10. V. N. Kravets and K. A. Sakallah, "Generalized symmetries in Boolean functions," in Proc. Int. Conf. Computer Aided Design, 2000, pp. 526-532.
11. V. N. Kravets, "Constructive multi-level synthesis by way of functional properties," Ph.D. dissertation, Univ. Michigan, Ann Arbor, 2001.
12. Y.-T. Lai, S. Sastry, and M. Pedram, "Boolean matching using binary decision diagrams with applications to logic synthesis and verification," in Proc. Int. Conf. Computer Aided Design, 1992, pp. 452-458.
13. F. Mailhot and G. De Micheli, "Technology mapping using Boolean matching and don't care sets," in Proc. Eur. Design Automation Conf., 1990, pp. 212-216.
14. S. Minato, "Zero-suppressed BDDs for set manipulation in combinatorial problems," in Proc. Design Automation Conf., 1993, pp. 272-277.
15. J. Mohnke, P. Molitor, and S. Malik, "Limits of using signatures for permutation independent Boolean comparison," Formal Methods Syst. Des., vol. 21, no. 2, pp. 167-191, Sept. 2002.
16. D. Möller, J. Mohnke, and M. Weber, "Detection of symmetry of Boolean functions represented by ROBDDs," in Proc. Int. Conf. Computer Aided Design, 1993, pp. 680-684.
17. A. Mischenko, EXTRA library of DD procedures. [Online]. Available: http://www.ee.pdx.edu/~alanmi/research/extra.htm
18. A. Mukhopadhyay, "Detection of total or partial symmetry of a switching function with the use of decomposition charts," IEEE Trans. Electron. Comput., vol. 16, pp. 553-557, Oct. 1963.
19. S. Panda, F. Somenzi, and B. F. Plessier, "Symmetry detection and dynamic variable ordering of decision diagrams," in Proc. Int. Conf. Computer Aided Design, 1994, pp. 628-631.
20. T. Sasao, "A new expansion of symmetric functions and their application to nondisjoint functional decompositions for LUT-type FPGAs," in Proc. Int. Workshop Logic Synthesis, 2000, pp. 105-110.
21. Ch. Scholl, D. Möller, P. Molitor, and R. Drechsler, "BDD minimization using symmetries," IEEE Trans. Computer-Aided Design, vol. 18, pp. 81-100, Feb. 1999.
22. F. Somenzi, CUDD Package, Release 2.3.1. [Online]. Available: http://vlsi.Colorado.EDU/~fabio/CUDD/cuddIntro.html
23. C.-C. Tsai and M. Marek-Sadowska, "Generalized Reed-Muller forms as a tool to detect symmetries," IEEE Trans. Comput., vol. 45, pp. 33-40, Jan. 1996.
24. S. Yang, "Logic synthesis and optimization benchmarks user guide (version 3.0)," Microelectronics Center of North Carolina, Research Triangle Park, NC, 1991.