A 300-800 MHz tunable filter and linearized LNA applied in a low-noise harmonic-rejection RF-sampling receiver

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 5, 2010, Pages 967-978

  Ru, Zhiyu ^a   Klumperink, Eric A M ^a   Saavedra, Carlos E ^b   Nauta, Bram ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

^b QUEEN S UNIVERSITY   (Canada)

Author keywords

Aliasing; Amplifier; Anti aliasing; CMOS; Cognitive radio; CR; Discrete time mixing; Distortion; Filter; Harmonic rejection; LC filter; LNA; Low noise amplifier; Matching; Nonlinearity; Oversampling; Pre filter; Receiver; RF sampling; Sampling; Sampling receiver

Indexed keywords

ALIASING; CMOS; COGNITIVE RADIO; DISCRETE-TIME; FILTER RECEIVERS; HARMONIC REJECTION; LC FILTER; LNA; NON-LINEARITY; OVER SAMPLING; RF SAMPLING; SAMPLING RECEIVERS;

ANTI-ALIASING; CMOS INTEGRATED CIRCUITS; HARMONIC ANALYSIS; RADIO;

LOW NOISE AMPLIFIERS;

EID: 77951668671     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2041403     Document Type: Article

References (25)

1. D. Jakonis et al., "A 2.4-GHz RF sampling receiver front-end in 0.18-μ m CMOS", IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1265-1277, Jun. 2005.
2. H. Pekau and J. W. Haslett, "A 2.4 GHz CMOS sub-sampling mixer with integrated filtering", IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2159-2166, Nov. 2005.
3. R. B. Staszewski et al., "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
4. K. Muhammad et al., "The first fully integrated quad-band GSM/GPRS receiver in a 90-nm digital CMOS process", IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1772-1783, Aug. 2006.
5. F. Montaudon et al., "A scalable 2.4 to 2.7 GHz Wi-Fi/WiMAX discrete-time receiver in 65 nm CMOS", in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 362-619.
6. 2 quad-band single-chip GSM radio with transmitter calibration in 90 nm digital CMOS", in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 208-607.
7. Z. Ru, E. A. M. Klumperink, and B. Nauta, "On the suitability of discrete-time receivers for software-defined radio", in Proc. IEEE ISCAS, May 2007, pp. 2522-2525.
8. Z. Ru, E. A. M. Klumperink, and B. Nauta, "A discrete-time mixing receiver architecture with wideband harmonic rejection", in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 322-323.
9. Z. Ru, "Frequency translation techniques for interference-robust software-defined radio receivers,", Ph. D. dissertation, Univ. of Twente, En-schede, The Netherlands, 2009.
10. F. Gatta et al., "An embedded 65 nm CMOS low-IF 48 MHz to 1 GHz dual tuner for DOCSIS 3.0", in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 122-123.
11. "Notice for Proposed Rulemaking (NPRM 03 322) : Facilitating Opportunities for Flexible, Efficient, and Reliable Spectrum Use Employing Spectrum Agile Radio Technologies", Federal Communications Commission (FCC), ET Docket No. 03 108, Dec. 2003.
12. Z. Ru, E. A. M. Klumperink, C. E. Saavedra, and B. Nauta, "A tunable 300-800 MHz RF-sampling receiver achieving 60 dB harmonic rejection and 0.8 dB minimum NF in 65 nm CMOS", in IEEE RFIC Symp. Dig., Jun. 2009, pp. 21-24.
13. W. Sansen, Analog Design Essentials. New York: Springer, 2006.
14. M. Steyaert et al, "A single-chip CMOS transceiver for DCS-1800 wireless communications, "inIEEE ISSCC Dig. Tech. Papers, Feb. 1998.
15. 2 2.4 GHz front-end receiver in 90 nm CMOS for IEEE 802.15.4 WPAN Standard", IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1372-1383, Jun. 2008.
16. M. Soer, E. A. M. Klumperink, Z. Ru, F. E. van Vliet, and B. Nauta, "A 0.2 to 2.0 GHz 65 nm CMOS receiver without LNA achieving > 11 dBm IIP3 and <6.5 dB NF", in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 222-223.
17. J. C. Platt, M. F. Wall, G. E. Gribble, and C. A. Mead, "Circuits for linear conversion between voltages and currents", U. S. Patent 5, 126, 685, Jun. 30, 1992.
18. H. Song, "Buffer/voltage-mirror arrangements for sensitive node voltage connections", U. S. Patent 6, 847, 236, Jan. 25, 2005.
19. S. Kang, B. Choi, and B. Kim, "Linearity analysis of CMOS for RF application", IEEE Trans. Microw. Theory Tech., vol. 51, no. 3, pp. 972-977, Mar. 2003.
20. B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region in MOSFETs", IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 51, no. 2, pp. 319-328, Feb. 2004.
21. S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling", IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1341-1350, Jun. 2008.
22. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers", IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.
23. W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, "A highly linear broadband CMOS LNA employing noise and distortion cancellation", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1164-1176, May 2008.
24. B. Nauta, "A CMOS transconductance-C filter technique for very high frequencies", IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 142-153, Feb. 1992.
25. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge, U. K.: Cambridge Univ. Press, 2004.