The first fully integrated quad-band GSM/GPRS receiver in a 90-nm digital CMOS process

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 8, 2006, Pages 1772-1781

  Muhammad, Khurram ^b   Ho, Yo Chuol ^b   Mayhugh Jr , Terry L ^a,b   Hung, Chih Ming ^a,b   Jung, T ^b   Elahi, Imtinan ^b   Lin, Charles ^b   Deng, Irene ^b   Fernando, C ^b   Wallberg, John L ^b   Vemulapalli, Sudheer K ^b   Larson, S ^b   Murphy, Thomas ^b   Leipold, Dirk ^b   Cruise, Patrick ^b   Jaehnig, J ^b   Lee, Meng Chang ^a   Staszewski, Robert Bogdan ^a   Staszewski, Roman ^a   Maggio, Ken ^b  

^a IEEE

^b TEXAS INSTRUMENTS   (United States)

Author keywords

All digital phase locked loop (ADPLL); Built in self test (BIST); Cellular; GPRS; GSM; Low area; Low cost; Mobile phones; Multi tap direct sampling mixer (MTDSM); Radio frequency (RF); Sigma delta; Single chip; System on chip (SoC); Transceiver

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; FEEDBACK; GROUND PENETRATING RADAR SYSTEMS; MICROPROCESSOR CHIPS; OSCILLATORS (ELECTRONIC); SIGNAL PROCESSING; TRANSCEIVERS;

ALL-DIGITAL PHASE-LOCKED LOOP (ADPLL); BUILT-IN SELF-TEST (BIST); CELLULAR; LOW-AREA; LOW-COST; MOBILE PHONES; MULTI-TAP DIRECT SAMPLING MIXER (MTDSM); SIGMA-DELTA; SYSTEM-ON-CHIP (SOC); TRANSCEIVER;

GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS;

EID: 33746871491     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.877271     Document Type: Conference Paper

References (22)

1. J. Sevenhans, F. O. Eynde, and P. Reusens, "The silicon radio decade," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pt. 2, pp. 235-244, Jan. 2002.
2. E. McShane, M. Trivedi, X. Ying, P. Khandelwal, A. Mulay, and K. Shenai, "One-chip wonders," IEEE Circuits Devices Mag., vol. 14, no. 5, pp. 35-42, Sep. 1998.
3. T. Schafbauer et al., "Integration of high-performance, low-leakage and mixed-signal features into a 100 nm CMOS technology," in Symp. VLSI Technology Dig. Tech. Papers, Jun. 2002, pp. 62-63.
4. K. Muhammad, R. B. Staszewski, and D. Leipold, "Digital RF processing: toward low-cost reconfigurable radios," IEEE Commun. Mag., vol. 43, no. 8, pp. 105-113, Aug. 2005.
5. H. Darabi et al., "A 2.4 GHz CMOS transceiver for bluetooth," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, vol. 447, pp. 200-201.
6. A. Ajjikuttira et al., "A fully-integrated CMOS RFIC for bluetooth applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, vol. 447, pp. 198-199.
7. F. O. Eynde et al., "A fully-integrated single-chip SOC for Bluetooth," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, vol. 447, pp. 196-197.
8. N. Filiol et al., "A 22 mW Bluetooth RF transceiver with direct RF modulation and on-chip IF filtering," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, vol. 447, pp. 202-203.
9. A. Zolfaghari, A. Chan, and B. Razavi, "A 2.4 GHz 34 mW CMOS transceiver for frequency-hopping and direct-sequence applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, vol. 447, pp. 418-419.
10. R. B. Staszewski, K. Muhammad, andD. Leipold et al, "All-digital XX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
11. Specification of the Bluetooth System: Core System Package [Controller volume], Part A, Radio Specification. Nov. 5, 2003 [Online]. Available : https://www.bluetooth.org
12. GSM Specification: Radio Transmission and Reception, GSM 05.05 version 8.5.1, ETSI EN 300 910, Version 8.5.1. Nov. 2000 [Online]. Available: http://www.etsi.org
13. K. Muhammad et al., "Discrete-time Bluetooth receiver in 0.13 μm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 268-269.
14. K. Muhammad and R. B. Staszewski, "Direct RF sampling mixer with recursive filtering in charge domain," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2004, vol. 1, pp. 577-580.
15. R. B. Staszewski, J. Wallberg, and S. Rezeq et al., "All-digital PLL and GSM/EDGE transmitter in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, pp. 316-317.
16. K. Muhammad, I. Elahi, and T. Jung, "A low-area decimation filter for ultrahigh speed 1-bit σΔA/D converters," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2005, pp. 77-80.
17. L. Erup, F. M. Gardner, and R.A. Harris, "Interpolation in digital modems. II. Implementation and performance," IEEE Trans. Commun., vol. 41, no. 6, pp. 998-1008, Jun. 1993.
18. I. Elahi, K. Muhammad, and P. T. Balsara, "I/Q mismatch compensation in a low-IF receiver in 90 nm CMOS process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, pp. 542-543.
19. P. Orsatti, F. Piazza, and Q. Huang, "A 20-mA-receive, 55-mA-transmit, single-chip GSM transceiver in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1869-1880, Dec. 1999.
20. S. Tadjpour, E. Cijvat, E. Hegazi, and A. Abidi, "A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS," in IEEE J. Solid-State Circuits, Jun. 2002, pp. 292-293.
21. J. Ryynanen et al., "A dual-band RF front-end for WCDMA and GSM applications," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1198-1204, Aug. 2001.
22. M. Stayert et al., "A single-chip CMOS transceiver for DCS-1800 wireless communications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1998, pp. 48-49, 411.