A 2.4 GHz CMOS sub-sampling mixer with integrated filtering

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 11, 2005, Pages 2159-2166

  Pekau, Holly ^a,b   Haslett, James W ^a,b,c  

^a IEEE   (Canada)

^b UNIVERSITY OF CALGARY   (Canada)

^c Canadian Academy of Engineering   (Canada)

Author keywords

Bandpass sampling; CMOS analog integrated circuits; Communication circuits; Integrated circuit noise; LC filters; Noise aliasing; Sub sampling mixers; Track and hold circuits

Indexed keywords

BANDPASS SAMPLING; CMOS ANALOG INTEGRATED CIRCUITS; COMMUNICATION CIRCUITS; INTEGRATED CIRCUIT NOISE; LC FILTERS; NOISE ALIASING; SUB-SAMPLING MIXERS; TRACK-AND-HOLD CIRCUITS;

BANDPASS FILTERS; CAPACITORS; MIXER CIRCUITS; NATURAL FREQUENCIES; RESONANCE; SPURIOUS SIGNAL NOISE;

CMOS INTEGRATED CIRCUITS;

EID: 27844610194     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.857364     Document Type: Article

References (18)

1. R. Vaughan, N. Scott, and D. White, "The theory of bandpass sampling," IEEE Trans. Signal Process., vol. 39, no. 9, pp. 1973-1984, Sep. 1991.
2. T. Vasseaux, B. Huyart, P. Loumeau, and J. Naviner, "A track-and-hold mixer for direct conversion by subsampling," in Proc. 8th IEEE Int. Symp. Personal Indoor and Mobile Radio Communications, vol. 4, May 1999, pp. 584-587.
3. S. Sheng, " Wide-band spread-spectrum digital communications for portable applications," Ph.D. dissertation, Univ. of California, Berkeley, 1996.
4. E. Cijvat, P. Eriksson, T. Nianxiong, and H. Tenhunen, "A 1.8 GHz subsampling CMOS downconversion circuit for integrated radio circuits," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2, May 1998, pp. 65-68.
5. S. Karvonen, S. Riley, and J. Kostamovaara, "A low noise quadrature subsampling mixer," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, May 2001, pp. 790-793.
6. Y. Poberezhskiy and G. Poberezhskiy, "Sample-and-hold amplifiers performing internal antialiasing filtering and their applications in digital receivers," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, May 2000, pp. 439-442.
7. D. Jakonis and C. Svensson, "A 1.6 GHz downconversion sampling mixer in CMOS," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 2003, pp. 725-728.
8. A. Parssinen, R. Magoon, S. Long, and V. Porra, "A 2-GHz subharmonic sampler for signal downconversion," IEEE Trans. Microwave Theory Tech., vol. 12, pp. 2344-2351, Dec. 1997.
9. D. Shen, C.-M. Hwang, B. Lusignan, and B. Wooley, "A 900-MHz front-end with integrated discrete-time filtering," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1945-1954, Dec. 1996.
10. R. Mason, C. Devries, and E. Ivanov, "An RF sub-sampling mixer, PGA, and EA ADC for conversion at 900 MHz," in Proc. Int. Symp. Circuits and Systems, vol. 1, May 2004, pp. 477-480.
11. M. Nakao, S. Takagi, and N. Fujii, "Low noise amplifier circuit for bandpass sampling," in Proc. IEEE Asia Pacific Conf. ASIC, Aug. 2002, pp. 249-252.
12. P. Eriksson and H. Tenhunen, "The noise figure of a sampling mixer: Theory and measurement " in Proc. 6th IEEE Int. Conf. Electronics, Circuits, and Systems, vol. 2, Sep. 1999, pp. 899-902.
13. F. Trofimenkoff, "Noise margins of bandpass filters," IEEE Trans. Circuits Syst., vol. 20, no. 2, pp. 171-172, Mar. 1973.
14. G. Knoblinger, P. Klein, and M. Tiebout, "A new model for thermal channel noise of deep submicron MOSFETS and its application in RF-CMOS design," in Proc. Symp. VLSI Circuits, Jun. 2000, pp. 150-153.
15. G. Nicollini, D. Pancini, and S. Pernici, "Simulation-oriented noise model for MOS devices," IEEE J. Solid-State Circuits, vol. 22, no. 1, pp. 1209-1212, Feb. 1987.
16. K. Stewart, "Effect of sample clock jitter on if-sampling IS-95 receivers," in Proc. 8th IEEE Int. Symp. Personal Indoor and Mobile Radio Communications, vol. 2, Sep. 1997, pp. 366-370.
17. A. Gothenberg and H. Tenhunen, "Performance analysis of sampling switch structures for wide-band sigma-delta noise shapers," in Proc. 4th Int. Conf. ASIC, Oct. 2001, pp. 220-223.
18. K. Fong and R. Meyer, "High-frequency nonlinearity analysis of common-emitter and differential-pair transconductance stages," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 548-555, Apr. 1998.