A 2.4-GHz RF sampling receiver front-end in 0.18-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 6, 2005, Pages 1265-1277

  Jakonis, Darius ^a,b   Folkesson, Kalle ^b   Da̧browski, Jerzy ^b   Eriksson, Patrik ^c   Svensson, Christer ^b  

^a ACREO AB   (Sweden)

^b LINKÖPING UNIVERSITY   (Sweden)

^c Wavebreaker AB   (Sweden)

Author keywords

Bandpass filters; CMOS analog integrated circuits; Mixers; Radio receivers; Sample and hold circuits; Switched capacitor filters

Indexed keywords

BANDPASS FILTERS; CAPACITORS; INTEGRATED CIRCUITS; JITTER; LOCAL AREA NETWORKS; NETWORK PROTOCOLS; RADIO RECEIVERS; SIGNAL PROCESSING;

CMOS ANALOG INTEGRATED CIRCUITS; MIXERS; SAMPLE AND HOLD CIRCUITS; SWITCHED-CAPACITOR FILTERS;

CMOS INTEGRATED CIRCUITS;

EID: 20444460840     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.848027     Document Type: Article

References (27)

1. X. Li and M. Ismail, MultiStandard CMOS Wireless Receivers: Analysis and Design. Boston, MA: Kluwer, 2002.
2. J. Mitola, "The software radio architecture," IEEE Commun. Mag., vol. 5, no. 5, pp. 26-38, May 1995.
3. B. Razavi, "Challenges and trends in RF design," in Proc. IEEE ASIC Conf. and Exhibit, 1996, pp. 81-86.
4. P. B. Kenington and L. Astier, "Power consumption of A/D converters for software radio applications," IEEE Trans. Veh. Technol., vol. 49, no. 3, pp. 643-650, Mar. 2000.
5. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York, NY: Wiley, 1997.
6. S. Lindfors, A. Parssinen, and K. A. I. Halonen, "A 3-V 230-MHz CMOS decimation subsampler," IEEE Trans. Circuits Syst. II, vol. 50, no. 3, pp. 105-117, Mar. 2003.
7. D. Jakonis, K. Folkesson, J. Dabrowski, and C. Svensson, "Downconversion sampling mixer for wide-band low-IF receiver," in Proc. 10th Int. Conf. Mixed Design of Integrated Circuits and Syst. (MIXDES), Jun. 2003, pp. 208-213.
8. J.-E. Eklund and R. Arvidsson, "A multiple sampling, single A/D conversion technique for I/Q demodulation in CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1987-1994, Dec. 1996.
9. P. Y. Chan, A. Rofougaran, K. Ahmed, and A. A. Abidi, "A highly linear 1 GHz downconversion mixer," in Proc. Eur. Solid-State Circuits Conf., Sep. 1993, pp. 210-213.
10. E. Cijvat, P. Eriksson, N. Tan, and H. Tenhunen, "A 1.8 GHz subsampling CMOS downconversion circuit for integrated circuits," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, May 1998, pp. 65-68.
11. D. Jakonis and C. Svensson, "A 1.6 GHz downconversion sampling mixer in CMOS," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS). vol. 1, May 2003, pp. 725-728.
12. K. Muhammad et al., "A discrete-time Bluetooth receiver in a 0.13 μm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 268-269.
13. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: Higher-Speed Physical Layer Extension in the 2.4 GHz Band, IEEE Standard 802.11b-1999.
14. R. G. Vaughan, N. L. Scott, and D. R. White, "The theory of bandpass sampling," IEEE Trans. Signal Process., vol. 39, no. 9, pp. 1973-1984, Sep. 1991.
15. P. Eriksson and H. Tenhunen, "The noise figure of a sampling mixer: theory and measurement," in Proc. IEEE Int. Conf. Electronics. Circuits and Systems, vol. 2, Sep. 1999, pp. 899-902.
16. A. Parssinen, R. Magoon, S. I. Long, and V. Porra, "A 2-GHz subharmonic sampler for signal downconversion," IEEE Trans. Microwave Theory Tech., vol. 45, no. 12, pp. 2344-2351, Dec. 1997.
17. G. J. Saulnier, C. McD. Puckette, R. C. Gaus, R. J. Dunki-Jacobs, and T. E. Thiel, "A VLSI demodulator for digital RF network applications: theory and results," IEEE J. Sel. Areas Commun., vol. 8, no. 10, pp. 1500-1511, Oct. 1990.
18. P. Eriksson and H. Tenhunen, "Phase noise in sampling and its importance to wide-band multicarrier base station receivers," in Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing (ICASSP), vol. 5, Mar. 1999, pp. 2737-2740.
19. D. Jakonis, J. Dabrowski, and C. Svensson, "Noise analysis of downconversion sampling mixer," in Proc. Eur. Conf. Circuit Theory and Design (ECCTD), vol. 1, Sep. 2003, pp. 181-184.
20. M. Shinagawa, Y. Akazawa, and T. Wakimoto, "Jitter analysis of high-speed sampling systems," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 220-224, Feb. 1990.
21. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York, NY: Wiley, 1986.
22. B. Razavi, "A 2.4-GHz CMOS receiver for IEEE 802.11 wireless LAN's," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1382-1385, Oct. 1999.
23. T. Salo, S. Lindfors, and K. Halonen, "BP decimation filter for IF-sampling merged with BP Δ ∑-modulator," in Proc. Int. Symp. Circuits and Systems (ISCAS), vol. 1, May 2003, pp. 1017-1020.
24. The Math Works, Version 5.3.1, Matlab, Oct. 1999.
25. R. J. Baker, CMOS Mixed-Signal Circuit Design. New York, NY: Wiley, 2002.
26. B. Razavi, Principles of Data Conversion System Design. New York, NY: IEEE Press, 1995.
27. D. Pache, J. M. Fournier, and P. Senn, "An improved 3 V 2 GHz BiCMOS image reject mixer IC," in Proc. IEEE Custom Integrated Circuits Conf., May 1995. pp. 95-98.