A high-level compilation toolchain for heterogeneous systems

Proceedings - IEEE International SOC Conference, SOCC 2009

Volumn , Issue , 2009, Pages 9-18

  Luk, W ^a   Coutinho, J G F ^a   Todman, T ^a   Lam, Y M ^a   Osborne, W ^a   Susanto, K W ^a   Liu, Q ^a   Wong, W S ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

C LANGUAGE; C PROGRAMS; COMPILATION PROCESS; CORE TOOLS; DATA REPRESENTATIONS; HETEROGENEOUS SYSTEMS; INTERMEDIATE REPRESENTATIONS; PROCESSING ELEMENTS; TRANSFORMATION ENGINE;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUCTION MOTORS; PROGRAM PROCESSORS; PROGRAMMABLE LOGIC CONTROLLERS; SIGNAL PROCESSING; TOOLS;

DIGITAL SIGNAL PROCESSORS;

EID: 77949624802     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCCON.2009.5398108     Document Type: Conference Paper

References (22)

1. A. Hamann et al, "A Framework for Modular Analysis and Exploration of heterogeneous embedded Systems", Real-Time Systems, vol. 33, no. 1-3, pp. 101-137, July 2006.
2. T. El-Ghazawi et al, "The Promise of High-Performance Reconfigurable Computing", Computer, pp. 69-76, February 2008.
3. "3L Diamond User Guides," http://www.3l.com/user-guides.
4. "Gedae Manuals," http://www.gedae.com/doc-manuals.php.
5. "CleanC Code Optimization," http://www2.imec.be/atomium.
6. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprette, "System Design using Khan Process Networks: the Compaan/ Laura approach," in Proceedings of Design, Automation and Test in Europe (DATE), 2004, pp. 340-345.
7. "Hy-C compiler," http://www.cse.unt.edu/~sweany/research/hy-c/.
8. B.P. Dave, G. Lakshminarayana, and N.K. Jha, "Cosyn: Hardwaresoftware Co-synthesis of Heterogeneous Distributed Embedded systems," IEEE Trans. Very Large Scale Integr. Syst., vol. 7, no. 1, pp. 92-104, 1999.
9. M. Schordan and Dan Quinlan, "A Source-To-Source Architecture for User-Defined Optimizations", in Modular Programming Languages, LNCS 2789, Springer, 2003, pp. 214-223.
10. M.J. Quinn, Parallel Programming in C with MPI and OpenMP, McGraw-Hill, 2004.
11. J.G.F. Coutinho, J. Jiang and W. Luk, "Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation", in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2005, pp. 245-254.
12. Atmel, Diopsis 940HF, ARM926EJ-S Plus One GFLOPS DSP, July 2008.
13. I. Colacicco, G. Marchiori and R. Tripiccione, "The Hardware Application Platform of the hArtes Project", in Proceedings of International Conference on Field Programmable Logic and Applications, 2008, pp. 439-442.
14. F. Ferrandi et al, "Partitioning and Mapping for the hArtes European Project", in Proceedings of Workshop on Directions in FPGAs and Reconfigurable Systems: Design, Programming and Technologies for Adaptive Heterogeneous Systems-on-Chip and their European Dimensions, Design Automation and Test in Europe Conference, 2007.
15. Y.D. Yankova et al, "DWARV: Delft Workbench Automated Reconfigurable VHDL Generator", in Proceedings of International Conference on Field Programmable Logic and Applications, 2007, pp. 697-701.
16. W.G. Osborne, J.G.F. Coutinho,W. Luk and O. Mencer, "Power and Branch Aware Word-Length Optimization", in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2008, pp. 129-138.
17. K. Susanto, W. Luk, J.G.F. Coutinho and T.J. Todman, "Design Validation by Symbolic Simulation and Equivalence Checking: A Case Study in Memory Optimisation for Image Manipulation", in Proceedings of 35th Conference on Current Trends in Theory and Practice of Computer Science, 2009.
18. Q. Liu et al, "Optimising Designs by Combining Model-based transformations and Pattern-based Transformations", in Proceedings of International Conference on Field Programmable Logic and Applications, 2009.
19. Y.M. Lam, J.G.F. Coutinho, W. Luk, and P.H.W. Leong, "Integrated Hardware/Software Codesign for Heterogeneous Computing Systems," in Proceedings of the Southern Programmable Logic Conference, 2008, pp. 217-220.
20. T. Wiangtong, P.Y.K. Cheung, and W. Luk, "Hardware/Software Codesign: A Systematic Approach Targeting Data-intesive Applications," IEEE Signal Processing Magazine, vol. 22, no. 3, pp. 14-22, May 2005.
21. S.C.S. Porto and C.C. Ribeiro, "A Tabu Search Approach to Task Scheduling on Heterogeneous Processors under Precedence Constraints," International Journal of High-Speed Computing, vol. 7, pp. 45-71, 1995.
22. Y.M. Lam, J.G.F. Coutinho, W. Luk, and P.H.W. Leong, "Mapping and Scheduling with Task Clustering for Heterogeneous Computing Systems", in Proceedings of International Conference on Field Programmable Logic and Applications, 2008, pp. 275-280.