COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 1, 1999, Pages 92-104

  Dave, Bharat P ^a,b   Lakshminarayana, Ganesh ^c   Jha, Niraj K ^a,d  

^a IEEE   (United States)

^b LUCENT TECHNOLOGIES   (United States)

^c NEC LABORATORIES AMERICA   (United States)

^d Princeton University   (United States)

Author keywords

Allocation; Embedded systems; Hardware software co synthesis; Low power; Scheduling; System synthesis

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; OPTIMIZATION;

HARDWARE-SOFTWARE CO-SYNTHESIS;

VLSI CIRCUITS;

EID: 0033096723     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.748204     Document Type: Article

References (18)

1. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
2. A. Kalavade and P. A. Subrahmanyam, "Hardware/software partitioning for multi-function systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1997, pp. 516-521.
3. F. Balarin et al., Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Norwell, MA: Kluwer, 1997.
4. H. De Man et al., "Hardware-software codesign of digital telecommunication systems," Proc. IEEE, vol. 85, Apr. 1997.
5. D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, "SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design," Univ. California, Riverside, CA, Tech. Rep. CS-96-08, Sept. 1996.
6. W. Wolf, "Hardware-software co-design of embedded systems," Proc. IEEE, vol. 82, pp. 967-989, July 1994.
7. S. Prakash and A. Parker, "SOS: Synthesis of application-specific heterogeneous multiprocessor systems," J. Parallel & Distrib. Comput., vol. 16, pp. 338-351, Dec. 1992.
8. J. G. D'Ambrosio and X. Hu, "Configuration-level hardware/software partitioning for real-time systems," in Proc. Int. Workshop Hardware-Software Co-Design, Sept. 1994, pp. 34-41.
9. T.-Y. Yen and W. Wolf, "Communication synthesis for distributed embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1995. pp. 288-294.
10. J. Hou and W. Wolf, "Process partitioning for distributed embedded systems," in Proc. Int. Workship Hardware-Software Co-Design, Sept. 1996. pp. 70-76.
11. D. Kirovski and M. Potkonjak, "System-level synthesis of low-power real-time systems," in Proc. Design Automation Conf., June 1997, pp. 697-702.
12. S. Srinivasan and N. K. Jha, "Hardware-software co-synthesis of fault-tolerant real-time distributed embedded systems," in Proc. European Design Automation Conf, Sept. 1995, pp. 334-339.
13. Y.-T. S. Li, S. Malik, and A. Wolfe, "CINDERELLA: A retragetable environment for performance analysis of real-time software," in Proc. Euro-Par., 1997.
14. E. Lawler and C. Martel, "Scheduling periodically occurring tasks on multiple processors," Inf. Process. Lett., vol. 7, pp. 9-12, Feb. 1981.
15. S. Yajnik, S. Srinivasan, and N. K. Jha, "TBFT: A task based fault tolerance scheme for distributed systems," in Proc. ISCA Int. Conf. Parallel & Distrib. Comput. Syst., Oct. 1994, pp. 483-489.
16. K. Ramamritham and J. A. Stankovic, "Scheduling algorithms and operating systems support for real-time systems," Proc. IEEE, vol. 82, pp. 55-67, Jan. 1994.
17. F. Vahid and D. Gajski, "Incremental hardware estimation during hardware/software functional partitioning," IEEE Trans. VLSI Syst., vol. 3, pp. 459-464, Sept. 1995.
18. B. P. Dave, "Hardware/software co-design of heterogeneous real-time distributed embedded systems," Ph.D. dissertation, Elect. Eng. Dept., Princeton University, Princeton, NJ, 1998.