Hardware/software codesign

IEEE Signal Processing Magazine

Volumn 22, Issue 3, 2005, Pages 14-22

  Wiangtong, Theerayod ^a   Cheung, Peter Y K ^b   Luk, Wayne ^b  

^a MAHANAKORN UNIVERSITY OF TECHNOLOGY   (Thailand)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA FLOW ANALYSIS; GRAPH THEORY; MATHEMATICAL MODELS;

AUTOMATED PARTITIONING; CODESIGN PROCESS; DIRECTED ACYCLIC GRAPHS; SYNCHRONOUS DATAFLOW MODEL;

DIGITAL SIGNAL PROCESSING;

EID: 85032771290     PISSN: 10535888     EISSN: None     Source Type: Journal    
DOI: 10.1109/MSP.2005.1425894     Document Type: Article

References (19)

1. A. Kalavade and E.A. Lee, "A hardware/software codesign methodology for DSP applications," IEEE Des. Test Comput., vol. 10, no. 3, pp. 16-28, Sept. 1993.
2. S.S. Bhattacharyya, "Hardware/software co-synthesis of DsP systems," in Programmable Digital Signal Processors: Architecture, Programming, and Applications, Y.H. Hu, Ed. New York: Marcel Dekker, 2001, pp. 333-378.
3. H. Oh and S. Ha, "Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints," in Proc. Int. Workshop Hardware/Software Codesign, May 2002, pp. 133-138.
4. S.D. Haynes, H.G. Epsom, R.J. Cooper, and P.L. McAlpine, "UltraSONIC: A reconfigurable architecture for video image processing," in Proc. Field-Programmable Logic and Applications, 2002, pp. 482-491.
5. T. Pop, P. Eles, and Z. Peng, "Holistic scheduling and analysis of mixed time/event triggered distributed embedded systems," in Proc. Hardware/Software Codesign, 2002, pp. 187-192.
6. J. Hou and W. Wolf, "Process partitioning for distributed embedded Systems," in Proc. Hardware/Software CoDesign, 1996, pp. 70-76.
7. E.A. Lee and D.G. Messerschmitt., "Synchronous dataflow," Proc. IEEE, vo1.75, no. 9, pp. 1235-1245, Sept. 1987.
8. E.A. Lee and T.M. Parks, "Dataflow process networks," Proc. IEEE, vol. 83, no. 5, pp. 773-801, May 1995.
9. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
10. T. Wiangtong, P.Y.K. Cheung, and W. Luk, "Cluster-driven hardware/ software partitioning and scheduling approach for a reconfigurable computer system," in Proc. Field-Programmable Logic and Applications, 2003, pp. 1071-1074.
11. T. Wiangtong, P.Y.K. Cheung, and W. Luk, "Comparing three heuristic search methods for functional partitioning in HW-SW codesign," in Proc. Int. J. Design Automat. Embedded Syst., vol. 6, pp. 425-449, 2002.
12. P. Chou, K. Hines, K. Partridge, and G. Borriello, "Control generation for embedded systems based on composition of modal processes," in Proc. Computer-Aided Design, 1998, pp. 46-53.
13. G.D. Micheli, "Computer-aided hardware-software codesign," IEEE Micro, vo1. 14, no. 4, pp. 10-16, Aug. 1994.
14. M. Eisenring and M. Platzner, "An implementation framework for run-time reconfigurable systems," in Proc. Workshop Engineering of Reconfigurable Hardware/Software Objects, ENREGLE, 2000, pp. 151-157.
15. K.S. Chatha and R. Vemuri, "Hardware-software partitioning and pipelined scheduling of transformative applications," IEEE Trans. VLSI Syst., vol. 10, no. 3 pp. 193-208, June 2002.
16. N. Narasimhan, V. Srinivasan, M. Vootukuru, J. Walrath, S. Govindarajan, and R. Vemuri, "Rapid prototyping of reconfigurable coprocessors," in Proc. ASAP, Application Specific Systems, Architectures and Processors, 1996, pp. 303-312.
17. G.K. Wallace, "The JPEG still picture compression standard," IEEE Trans. Consumer Electron., vol. 38, no. 1, pp. 18-34, 1992.
18. B.G. Sherlock and D.M. Monro, "Fast discrete cosine transform," ACM Trans. Math. Softw., vol. 21, no. 1, pp. 372-378, Dec. 1995.
19. P. Sedcole, P.Y.K. Cheung, G.A. Constantinides, and W. Luk, "A reconfigurable platform for real-time embedded video image processing," in Proc. Field-Programmable Logic and Applications. 2003, pp. 606-615.