-
1
-
-
70450118154
-
-
accessed Oct. 2005
-
http://www.mentor.com/products/c-based-design/catapult-c-synthesis/index. cfm, accessed Oct. 2005.
-
-
-
-
2
-
-
70450021982
-
-
accessed Oct. 2005
-
http://www.impulsec.com/C-to-fpga-overview.htm, accessed Oct. 2005.
-
-
-
-
3
-
-
70450038231
-
-
accessed May 2008
-
http://www.agilityds.com, accessed May 2008.
-
-
-
-
4
-
-
84941358063
-
SPARK: A high-level synthesis framework for applying parallelizing compiler transformations
-
S. Gupta et al., "SPARK: a high-level synthesis framework for applying parallelizing compiler transformations," in Proc. Int. Conf. on VLSI Design, 2003, pp. 461-466.
-
(2003)
Proc. Int. Conf. on VLSI Design
, pp. 461-466
-
-
Gupta, S.1
-
5
-
-
4544317363
-
Input data reuse in compiling window operations onto reconfigurable hardware
-
ACM
-
Z. Guo et al., "Input data reuse in compiling window operations onto reconfigurable hardware," in ACM SIGPLAN/SIGBED Conf. LCTES. ACM, 2004, pp. 249-256.
-
(2004)
ACM SIGPLAN/SIGBED Conf. LCTES
, pp. 249-256
-
-
Guo, Z.1
-
6
-
-
60749108708
-
Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: A geometric programming framework
-
Q. Liu et al., "Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: A geometric programming framework," IEEE Trans. CAD., vol. 28:3, pp. 305-215, 2009.
-
(2009)
IEEE Trans. CAD
, vol.28
, Issue.3
, pp. 305-215
-
-
Liu, Q.1
-
7
-
-
52649171941
-
Outer loop pipelining for application specific datapaths in FPGAs
-
K. Turkington et al., "Outer loop pipelining for application specific datapaths in FPGAs," IEEE Trans. VLSI., vol. 16:10, pp. 1268-1280, 2008.
-
(2008)
IEEE Trans. VLSI
, vol.16
, Issue.10
, pp. 1268-1280
-
-
Turkington, K.1
-
8
-
-
70450119696
-
Parallelizing HMMER for hardware acceleration on FPGAs
-
July
-
S. Derrien and P. Quinton, "Parallelizing HMMER for hardware acceleration on FPGAs," in IEEE Int. Conf. ASAP, July 2007, pp. 10-17.
-
(2007)
IEEE Int. Conf. ASAP
, pp. 10-17
-
-
Derrien, S.1
Quinton, P.2
-
9
-
-
70449996948
-
A technique for FPGA synthesis driven by automatic source code synthesis and transformations
-
B. di Martino et al., "A technique for FPGA synthesis driven by automatic source code synthesis and transformations," Proc. FPL, 2002.
-
(2002)
Proc. FPL
-
-
di Martino, B.1
-
10
-
-
0030380793
-
Maximizing multiprocessor performance with the SUIF compiler
-
December
-
M. W. Hall et al., "Maximizing multiprocessor performance with the SUIF compiler," IEEE Computer, December 1996.
-
(1996)
IEEE Computer
-
-
Hall, M.W.1
-
12
-
-
70450118152
-
-
The TXL programming language
-
"The TXL programming language," http://www.txl.ca/.
-
-
-
-
13
-
-
70450112206
-
Pattern based generation of full-fledged relational schemas from uml/ocl models
-
A. Armonas and L. Nemuraite, "Pattern based generation of full-fledged relational schemas from uml/ocl models," Information Technology and Control, vol. 35:1, pp. 27-33, 2006.
-
(2006)
Information Technology and Control
, vol.35
, Issue.1
, pp. 27-33
-
-
Armonas, A.1
Nemuraite, L.2
-
15
-
-
70450101809
-
-
accessed 2006
-
http://www.pages.drexel.edu/~weg22/edge.html, accessed 2006.
-
-
-
-
16
-
-
70450101810
-
-
accessed 2009
-
http://www.cse.ohio-state.edu/~bondhugu/pluto/examples/seidel/seidel.c, accessed 2009.
-
-
-
|