Power-aware and branch-awareword-length optimization

Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'08

Volumn , Issue , 2008, Pages 129-138

  Osborne, W G ^a   Coutinho, J G F ^a   Luk, W ^a   Mencer, O ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BLACK-BOX FUNCTIONS; CIRCUIT SIZES; LIBRARY FUNCTIONS; POWER CONSUMPTION; POWER REDUCTIONS; POWER SAVINGS; POWER-AWARE; RUN-TIME; SQUARE ROOTS; TOOL USE; WORD LENGTHS;

ELECTRIC POWER UTILIZATION; PROBABILITY DENSITY FUNCTION;

COMPUTERS;

EID: 60349104040     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2008.39     Document Type: Conference Paper

References (20)

1. A. Abdul Gaffar, J. A. Clarke, and G. A. Constantinides. Powerbit - power aware arithmetic bit-width optimization. In Proceedings of the International Conference. on Field-Programmable Technology, pages 289-292, December 2006.
2. A. Abdul Gaffar, O. Mencer, W. Luk, P. Y. Cheung, and N. Shirazi. Floating-point bitwidth analysis via automatic differentiation. In Proceedings of the International Conference on Field-Programmable Technology, pages 158-165, December 2002.
3. J. Becker, M. Ḧubner, and M. Ullmann. Power estimation and power measurement of Xilinx Virtex FPGAs: Tradeoffs and limitations. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, pages 283-288, September 2003.
4. S. Bobba, I. N. Hajj, and N. R. Shanbhag. Analytical expressions for power dissipation of macro-blocks in DSP architectures. In Proceedings of the International Conference on VLSI Design, pages 358-365, 1999.
5. K. Bondalapati and V. K. Prasanna. Dynamic precision management for loop computations on reconfigurable architectures. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 249- 258, 1999.
6. B. R. Brooks, R. E. Bruccoleri, B. D. Olafson, D. J. States, S. Swaminathan, and M. Karplus. CHARMM: A program for macromolecular energy, minimization and dynamics calculations. Computational Chemistry, 4(2):187-217, 1983.
7. J. A. Clarke, A. Abdul Gaffar, G. A. Constantinides, and P. Y. K. Cheung. Fast word-level power models for synthesis of FPGA-based arithmetic. In Proceedings of the IEEE Symposium on Circuits and Systems, pages 1299-1302, May 2006.
8. G. A. Constantinides. Word-length optimization for differentiable nonlinear systems. ACM Transactions on Design Automation of Electronic Systems, 11(1):26-43, January 2006.
9. F. Fang, T. Chen, and R. A. Rutenbar. Floating-point bitwidth optimization for low-power signal processing applications. In Proceedings of the International Conference on Acoustic, Speech and Signal Processing, volume 3, pages 3208-3211, May 2002.
10. B. Griese, E. Vonnahme, M. Porrmann, and U. R̈uckert. Hardware support for dynamic reconfiguration in reconfigurable SoC architectures. In Proceedings of the International Conference on Field Programmable Logic and Applications, pages 842-846, August 2004.
11. T. Jiang, X. Tang, and P. Banerjee. Macro-models for high level area and power estimation on FPGAs. In Proceedings of the Great Lakes Symposium on VLSI, pages 162-165, 2004.
12. D. Lee, A. Abdul Gaffar, R. C. C. Cheung, O. Mencer, W. Luk, and G. A. Constantinides. Accuracy-guaranteed bitwidth optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10):1990- 2000, October 2006.
13. D. Lee, A. Abdul Gaffar, O. Mencer, and W. Luk. Optimizing hardware function evaluation. IEEE Transactions on Computers, 54:1520-1531, 2005.
14. A. Mallik, D. Sinha, P. Banerjee, and H. Zhou. Smart bitwidth allocation for low power optimization in a SystemC based ASIC design environment. In Proceedings of the International Conference on Design, Automation and Test in Europe, pages 618-623, April 2006.
15. W. G. Osborne, J. G. F. Coutinho,W. Luk, and O. Mencer. Instrumented multi-stage word-length optimization. In Proceedings of the International Conference on Field-Programmable Technology, pages 89-96, December 2007.
16. D. J. Quinlan, M. Schordan, Q. Yi, and A. Saebjornsen. Classification and utilization of abstractions for optimization. In Proceedings of the International Symposium on Leveraging Applications of Formal Methods, pages 57-73, 2004.
17. H. Styles and W. Luk. Exploiting program branch probabilities in hardware compilation. IEEE Transactions on Computers, 53(11):1408-1419, 2004.
18. H. Styles and W. Luk. Compilation and management of phase-optimized reconfigurable systems. In Proceedings of the International Conference on Field Programmable Logic and Applications, pages 311-316, 2005.
19. G. Yeap. Practical Low Power Digital VLSI Design. Kluwer Academic Publishers, 1998.
20. Y. Zhang, J. Roivainen, and A. M̈ammel̈a. Clock-gating in FPGAs: A novel and comparative evaluation. In Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, pages 584-590, 2006.