An 11-bit 8.6 GHz direct digital synthesizer MMIC with 10-bit segmented sine-weighted DAC

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 2, 2010, Pages 300-313

  Geng, Xueyang ^a   Dai, Fa Foster ^a   Irwin, J David ^a   Jaeger, Richard C ^a  

^a AUBURN UNIVERSITY   (United States)

Author keywords

Accumulator; Digital to analog converter (DAC); Direct digital synthesizer (DDS); ROM less DDS; Sine weighted DAC

Indexed keywords

AGILENT; ANALOG SIGNALS; CLOCK FREQUENCY; CLOCK INPUT; CORE AREA; DIGITAL-TO-ANALOG CONVERTER (DAC); DIGITAL-TO-ANALOG CONVERTERS; DIRECT DIGITAL SYNTHESIZER; FIGURE OF MERIT; FREQUENCY OFFSETS; HIGH RESOLUTION; LOW POWER; MM-WAVE; NARROW BANDS; NYQUIST; NYQUIST BAND; OUTPUT FREQUENCY; POWER EFFICIENCY; POWER SUPPLY; SPURIOUS FREE DYNAMIC RANGE; ULTRA HIGH SPEED;

CLOCKS; FREQUENCY ALLOCATION; HYBRID COMPUTERS; MICROWAVE CIRCUITS; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; SIGNAL GENERATORS;

DIGITAL INTEGRATED CIRCUITS;

EID: 76849115986     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2037542     Document Type: Article

References (21)

1. X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 9-bit 2.9 GHz direct digital synthesizer MMICwith direct digital frequency and phase modulations," in IEEE MTT-S Int. Microwave Symp. Dig., Jun. 2009, pp. 1125-1128.
2. X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 24-bit 5.0 GHz direct digital synthesizer MMIC with direct digital modulations and spur randomization," in 2009 IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, Jun. 2009, pp. 419-422.
3. A. Gutierrez-Aitken, J. Matsui, E. Kaneshiro, B. Oyama, A. Oki, and D. Streit, "Ultra high speed direct digital synthesizer using InP DHBT technology," IEEE J. Solid-State Circuits, vol.37, no.9, pp. 1115-1121, Sep. 2002.
4. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with ROMless architecture at 13-GHz clock frequency in InP DHBT technology," IEEE Microw.Wireless Compon. Lett., vol.16, no.5, pp. 296-298, May 2006.
5. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with sineweighted DAC at 32-GHz clock frequency in InP DHBT technology," IEEE J. Solid-State Circuits, vol.41, no.10, pp. 2284-2290, Oct. 2006.
6. X. Yu, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 12 GHz 1.9 W direct digital synthesizer MMIC implemented in 0.18 μm SiGe BiCMOS technology," IEEE J. Solid-State Circuits, vol.43, no.6, pp. 1384-1393, Jun. 2008.
7. X. Yu, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "A 9-bit quadrature direct digital synthesizer implemented in 0.18-μm SiGe BiCMOS technology," IEEE Trans. Microw. Theory Tech., vol.56, no.5, pp. 1257-1266, May 2008.
8. F. F. Dai, W. Ni, Y. Shi, and R. C. Jaeger, "A direct digital frequency synthesizer with fourth-order phase domain ΔSigma;noise shaper and 12-bit current steering DAC," IEEE J. Solid-State Circuits, vol.41, no.4, pp. 839-850, Apr. 2006.
9. J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," in IEE Proc. Circuits Devices Syst., Dec. 2004, pp. 519-528.
10. D. A. Sunderland, R. A. Strauch, S. S. Wharfield, H. T. Peterson, and C. R. Cole, "CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications," IEEE J. Solid-State Circuits, vol. sc-19, no.4, pp. 497-506, Aug. 1984.
11. H. T. Nicholas III, H. Samueli, and B. Kim, "The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects," in Proc. 42nd Annu. Frequency Control Symp., 1988, pp. 257-263.
12. C. C. Wang, Y. L. Tseng, H. C. She, C. C. Li, and R. Hu, "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigeometric quadruple angle formula," IEEE Trans. Very Large Scale Integration Syst., vol.12, no.9, pp. 895-900, Sep. 2004.
13. D. De Caro, N. Petra, and A. G. M. Strollo, "Reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method," IEEE Trans. Circuits Syst. I, vol.55, no.7, pp. 2116-2127, Aug. 2008.
14. X. Geng, X. Yu, F. F. Dai, J. D. Irwin, and R. C. Jaeger, "An 11-bit 8.6 GHz direct digital synthesizer MMIC with 10-bit segmented nonlinear DAC," in 34th Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2008, pp. 362-365.
15. A. Van den Bosch, M. Steyaert, and W. Sansen, Static and Dynamic Performance Limitations for High Speed D/A Converters. Boston, MA: Kluwer Academic, Ch. 5, ISBN 1402077610.
16. J. J. Wikner and N. Tan, "Modeling of CMOS digital-to-analog converters for telecommunication," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.46, no.5, pp. 489-499, May 1999.
17. J. Jiang and E. K. F. Lee, "A low-power segmented nonlinear DACbased direct digital frequency synthesizer," IEEE J. Solid-State Circuits, vol.37, no.10, pp. 1326-1330, Oct. 2002.
18. A. Van den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-Gsample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol.36, no.3, pp. 315-324, Mar. 2001. (Pubitemid 32302971)
19. K. R. Elliott, "Direct digital synthesis for enabling next generation RF systems," in Proc. IEEE Compound Semiconductor Integrated Circuit Symp. (CSIC), Nov. 2005, pp. 125-128.
20. P. G. A. Jespers, Intergrated Converters: D to A and A to D Architectures, Analysis and Simulation. Oxford, U.K.: Oxford Univ. Press, ISBN 0198564465.
21. R. H.Walden, "Analog-to-digital converter survey and analysis," IEEE J. Sel. Areas Commun., vol.17, no.4, pp. 539-550, Apr. 1999.