Modeling of CMOS digital-to-analog converters for telecommunication

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 5, 1999, Pages 489-499

  Wikner, J Jacob ^a   Tan, Nianxiong ^b  

^a LINKÖPING UNIVERSITY   (Sweden)

^b Globespan Semiconductor   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; FREQUENCY DOMAIN ANALYSIS; MATHEMATICAL MODELS; TELECOMMUNICATION;

CURRENT STEERING CONVERTERS; STATIC ERRORS;

DIGITAL TO ANALOG CONVERSION;

EID: 0032652793     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.769797     Document Type: Article

References (18)

1. P. Hendriks, Specifying communication DAC's, IEEE Spectrum, vol. 34, pp. 58-69, July 1997.
2. R. J. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters. Norwell, MA: Kluwer, 1994.
3. E. Liu and A. Sangiovanni-Vincentelli, Verification of Nyquist data Converters using behavioral simulation, IEEE Trans. Computer-Aided Design, vol. 14, Apr. 1995.
4. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, An 80 MHz 8-bit CMOS D/A converter, IEEE J. Solid-State Circuits, vol. 21, pp. 983-988, Dec. 1986.
5. H. J. Schouwenaars, D. W. J. Groeneveld, and H. A. H. Termeer, A low-power stereo 16-bit CMOS D/A converter for digital audio, IEEE J. Solid-State Circuits, vol. 23, pp. 1290-1297, Dec. 1988.
6. J. J. Wikner and N. Tan, Influence of circuit imperfections on the performance of current-steering DAC's, Analog Integrated Circuits and Signal Processing, pp. 7-20, Jan. 1999.
7. J. J. Wikner and N. Tan, Modeling of CMOS digital-to-analog converters for telecommunication, presented at IEEE Int. Symp. Circuits Syst., Monterey, CA, May/June 1998.
8. C. A. A. Bastiaansen, D. W. J. Groeneveld, H. J. Schouwenaars, and H. A. H. Termeer, A 10-b 40-MHz 0.8-//m CMOS current-output D/A converter, IEEE]. Solid-State Circuits, vol. 26, pp. 917-921, July 1991.
9. J. J. Wikner, Measurement and simulations of a CMOS DAC chipset, Linköping Univ., Internal Rep., LiTH-ISY-R2704, Dec. 1998.
10. N. Tan, E. Cijvat, and H. Tenhunen, Design and implementation of high-performance CMOS D/A converter, in P roc. 1997 IEEE Int. Symp. Circuits Syst., Hong Kong, vol I. pp. 421-424.
11. N. Tan, A 1.5-V 3-mV 10-bit 50 MS/s CMOS DAC with low distortion and low intermodulation in standard digital CMOS process, in Proc. 1997 IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1997, pp. 599-602.
12. M. Otsuka, S. Ichiki, T. Tskuada, T. Matsuura, and K. Maio, Low-power, small-area lObit D/A converter for cell-based IC, in Proc. 1995 IEEE Symp. Low Power Electron., 1995, pp. 66-67.
13. J. J. Wikner and N. Tan, A CMOS digital-to-analog converter chipset for telecommunication, IEEE Circuits Devices Mag., vol. 13, pp. 11-16, Sept. 1997.
14. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Weibers, Matching properties of MOS transistors, IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
15. J. Bastos, M. Steyaert, A. Pergoot, and W. Sansen, Mismatch characterization of submicron MOS transistors, Analog Integrated Circuits and Signal Processing, vol. 12, pp. 95-106, 1997.
16. B. E. Jonsson, Design of power supply lines in high-performance SI and current-mode circuits, in Proc. 15th Norchip Sem., Tallinn, Estonia, Nov. 10-11, 1997, pp. 245-250.
17. J. M. Fournier and P. Senn, A 130-MHz 8-b CMOS video DAC for HDTV applications, IEEE J. Solid-State Circuits, vol. 26, pp. 1073-1076, July 1991.
18. D. Mercer, A 16-b D/A converter with increased spurious free dynamic range, IEEE J. Solid-State Circuits, vol. 29, pp. 1180-1185, Dec. 1994.