Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis

IEE Proceedings: Circuits, Devices and Systems

Volumn 151, Issue 6, 2004, Pages 519-528

  Langlois, J M P ^a   Al Khalili, D ^a  

^a ROYAL MILITARY COLLEGE OF CANADA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; LOW PASS FILTERS; OPTIMIZATION; POLYNOMIAL APPROXIMATION; TABLE LOOKUP;

ANGULAR DECOMPOSITION; DIRECT DIGITAL FREQUENCY SYNTHESIS; PHASE-TO-SINUSOID AMPLITUDE CONVERSION; SINE AMPLITUDE COMPRESSION;

FREQUENCY SYNTHESIZERS;

EID: 13244273508     PISSN: 13502409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cds:20040500     Document Type: Article

References (73)

1. Tierney, J., Rader, C.M., and Gold, B.: 'A digital frequency synthesizer', IEEE Trans. Audio Electroacoust., 1971, AU-19, pp. 48-57
2. Nicholas, H.T. III, and Samueli, H.: 'An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation'. Proc. 41st Annual Symp. on Frequency Control, 1987, pp. 495-502
3. Kroupa, V.F., Cizek, V., Stursa, J., and Svandova, H.: 'Spurious signals in direct digital frequency synthesizers due to the phase truncation', IEEE Trans. Ultrason. Ferroelectr. Freq. Control, 2000, 47 (5), pp. 1166-1172
4. Torosyan, A., and Willson, A.N. Jr.: 'Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision'. Proc 2nd Int. Symp. on Image and Signal Processing and Analysis, 2001, pp. 458-463
5. Curticǎpean, F., and Niittylahti, J.: 'Exact analysis of spurious signals in direct digital frequency synthesisers due to phase truncation', Electron. Lett., 2003, 39 (6), pp. 499-501
6. Tan, L.K., and Samueli, H.: 'A 200 MHz quadrature digital synthesizer/mixer in 0.8 μm CMOS', IEEE J. Solid-State Circuits, 1995, 30 (3), pp. 193-200
7. Vankka, J.: 'Methods of mapping from phase to sine amplitude in direct digital synthesis'. Proc. IEEE Frequency Control Symp., 1996, pp. 942-950
8. Kroupa, V.F. (Ed.): 'Direct digital frequency synthesizers' (IEEE Press, 1999)
9. Vankka, J., and Halonen, K.: 'Direct digital synthesizers: theory, design and applications' (Kluwer Academic Publishers, 2001)
10. Hutchinson, B.H. Jr.: 'Contemporary frequency synthesis techniques', in Gorski-Pcpicl, J. (Ed.): 'Frequency synthesis: techniques and applications' (IEEE Press, 1975), pp. 25-45
11. Sunderland, D.A., Strauch, R.A., Wharfield, S.S., Peterson, H.T, and Cole, C.R.: 'CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications', IEEE J. Solid-State Circuits, 1984, 19, pp. 497-505
12. Nicholas, H.T., Samueli, H., and Kim, B.: 'The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects'. Proc. 42nd Annual Symp. on Frequency Control, 1988, pp. 357-363
13. Curticãpean, F., and Niittylahti, J.: 'Low power direct digital frequency synthesizer'. Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, Lansing, MI, USA, %11 Aug 2000, pp. 822 825
14. Curticãpean, F., and Niittylahti, J.: 'A hardware efficient direct digital frequency synthesizer'. Proc. IEEE Int. Conf. on Electronics, Circuits and Systems, Malta, 2-5 Sept. 2001, pp. 51-54
15. Curticãpean, F., Palomäki, K.I., and Niittylahti, J.: 'Direct digital frequency synthesiser with high memory compression ratio', Electron. Lett., 2001, 37, (21), pp. 127-1277
16. Symons, P.R.: 'DDFS phase mapping technique', Electron. Lett., 2002, 38, pp. 1291-1292
17. Volder, J.: 'The CORDIC trigonometric computing technique', IRE Trans. Electron. Comput., 1959, 8, (3), pp. 330-334
18. Madisetti, A., Kwentus, A., and Willson, A.N. Jr.: 'A sine/cosine direct digital frequency synthesizer using an angle rotation algorithm'. IEEE Int. Solid State Circuits Conf., Dig. Technical Papers, 15-17 Feb. 1995, pp. 262-263
19. Madisetti, A., and Kwentus, A.Y.: 'Method and apparatus for direct digital frequency synthesizer', U.S. Patent 5 737 253, 7 April 1998
20. Madisetti, A., Kwentus, A.Y., and Willson, A.N. Jr.: 'A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range', IEEE J. Solid State Circuits, 1999, 34, (8 , pp. 1034-1043
21. Grayver, E., and Daneshrad, B.: 'Direct digital frequency synthesis using a modified CORDIC'. Proc. IEEE Int. Symp. on Circuits and Systems, 1998, pp. 241-244
22. Janiszewski, I., Hoppe, B., and Meuth, H.: 'Precision and performance of numerically controlled oscillators with hybrid function generators'. Proc. IEEE Int. Frequency Control Symp., Seattle, WA, USA, 6-8 June 2001
23. Janiszewski, I., Hoppe, B., and Meuth, H.: 'VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizers'. Proc. Design Automation Conf., Las Vegas, NV, USA, 18-22 June 2001
24. Janiszewski, I., Hoppe, B., and Meuth, H.: 'Numerically controlled oscillators with hybrid function generators', IEEE Trans. Ultrason. Ferroelectr. Freq. Control, 2002, 49, (7), pp. 995-1004
25. Cardells-Tormo, F., and Valls-Coquillat, J.: 'Optimization of direct digital frequency synthesisers based on CORDIC', Electron. Lett., 2001, 37, (21), pp. 1278-1280
26. Cardells-Tormo, F., and Valls-Coquillat, J.: 'Optimized FPGA implementation of quadrature DDS'. Proc. IEEE Int. Symp. on Circuits and Systems, Phoenix, AZ, May 2002, pp. 369-372
27. Cardells-Tormo, F., and Valls-Coquillat, J.: 'Optimized FPGA implementation of quadrature DDS', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2003, 50, (3), pp. 135-138
28. Torosyan, A., Fu, D., and Willson, A.N. Jr.: 'A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 μm CMOS'. IEEE Int. Solid State Circuits Conf., Dig. of Technical Papers, San Diego, 3-7 February 2002, pp. 13-133
29. Torosyan, A., Fu, D., and Willson, A.N. Jr.: 'A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 μm CMOS's', IEEE J. Solid-State Circuits, 2003, 38, (6), pp. 875-887
30. Fu, D., and Willson, A.N. Jr.: 'A high-speed processor for digital sine/cosine generation and angle rotation'. Proc 32nd Asilomar Conf. on Signals, Systems and Computers, 1998, pp. 177-181
31. Wu, Y., Fu, D., and Willson, A.: 'A 415 MHz direct digital quadrature modulator in 0.25-μm CMOS'. Proc. IEEE Custom Integ. Circuits Conf., 2003, pp. 287-290
32. Ahmed, H.M.: 'Efficient elementary function generation with multipliers'. Proc. 9th Symp. on Computer Arithmetic, Sept. 1989, pp. 52-59
33. Curticãpean, F., Palomäki, K.I., and Niittylahti, J.: 'Quadrature direct digital frequency synthesizer using an angle rotation algorithm'. Proc. IEEE Int. Symp. on Circuits and Systems, Thailand, May 2003, pp. 81-84
34. Yamagishi, A., Ishikawa, M., Tsukahara, T., and Date, S.: 'A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication'. Proc. IEEE Custom Integrated Circuits Conf., 1995, pp. 319-322
35. Yamagishi, A., Ishikawa, M., Tsukahara, T., and Date, S.: 'A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication', IEEE J. Solid State Circuits, 1998, 33, (2 , pp. 210-217
36. Sodagar, A.M., and Lahiji, G.R.: 'Parabolic approximation: a new method for phase-to-amplitude conversion in sine-output direct digital frequency synthesizers'. Proc. Int. Symp. on Circuits and Systems, Switzerland, May 2000, pp. 515-518
37. Sodagar, A.M., and Lahiji, G.R.: 'Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2000, 47,, (12), pp. 1452-1457
38. Langlois, J.M.P., and Al-Khalili, D.: 'ROM size reduction with low processing cost for direct digital frequency synthesis'. Proc. IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, Victoria, BC, Canada, August 2001, pp. 287-290
39. Soudris, D., Kesoulis, M., Koukourlis, C., Thanailakis, A., and Blionas, S.: 'Alternative direct digital frequency synthesizer architectures with reduced memory size'. Proc IEEE Int. Symp. on Circuits and Systems, Thailand, May 2003, pp. 73-76
40. Freeman, R.A.: 'Digital sine conversion circuit for use in direct digital synthesizers', U.S. Patent 4,809,205, 28 February 1989
41. Kent, G.W., and Sheng, N.-H.: 'A high purity, high speed direct digital synthesizer'. Proc. IEEE Int. Frequency Control Symp., 1993, pp. 207-211
42. Bellaouar, A., O'brecht, M.S., Fahim, A.M., and Elmasry, M.I.: 'Low-power direct digital frequency synthesis for wireless communications'. Proc. IEEE Custom Integrated Circuits Conf., 1999, pp. 593-596
43. Bellaouar, A., O'brecht, M.S., and Elmasry, M.I.: 'Low-power direct digital frequency synthesizer architecture', U.S. Patent 5 999 581, 7 December 1999
44. Bellaouar, A., O'brecht, M.S., Fahim, A.M., and Elmasry, M.I.: 'Low-power direct digital frequency synthesis for wireless communications', IEEE J. Solid State Circuits, 2000, 35, (3), pp. 385-390
45. El Said, M.M., and Elmasry, M.I.: 'An improved ROM compression technique for direct digital frequency synthesizers'. Proc. IEEE Int. Symp. on Circuits and Systems, Phoenix, AZ, USA, May 2002, pp. 437-440
46. Liu, S.-I., Yu, T.-B., and Tsao, H.-W.: 'Pipeline direct digital frequency synthesiser using decomposition method', IEE Proc., Circuits Devices Syst., 2001, 148, (3), pp. 141-144
47. Langlois, J.M.P., and Al-Khalili, D,: 'Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity'. Proc. IEEE Int. Symp. on Circuits and Systems, Phoenix, AZ, May 2002, pp. 361-364
48. Langlois, J.M.P., and Al-Khalili, D.: 'A new approach to the design of low power direct digital frequency synthesizers'. Proc. IEEE Int. Frequency Control Symp., New Orleans, LA, USA, May 2002, pp. 654-661
49. Langlois, J.M.P., and Al-Khalili, D.: 'Novel approach to the design of direct digital frequency synthesizers based on linear interpolation', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2003, 50, (9), pp. 567-578
50. Weaver, L.A., and Kerr, R.J.: 'High resolution phase to sine amplitude conversion', U.S. Patent 4 905 177, 27 February 1990
51. Fanucci, L., Roncella, R., and Saletti, R.: 'A sine wave digital synthesizer based on a quadratic approximation'. Proc. IEEE Int. Frequency Control Symp., 2001, pp. 806-810
52. Fanucci, L., Roncella, R., and Saletti, R.: 'Efficient sine evaluation architecture for direct digital frequency synthesis'. Proc. 8th Int. Conf. Electronics, Circuits and Systems, 2001, pp. 39-42
53. De Caro, D., Napoli, E., and Strollo, A.G.M.: 'Direct digital frequency synthesizers using high-order polynomial approximation'. IEEE Int. Solid State Circuits Conf., Digest of Technical Papers, San Diego, CA, USA, 3-7 February 2002, pp. 134-135
54. De Caro, D., Napoli, E., and Strollo, A.G.M.: 'ROM-less direct digital frequency synthesizers exploiting polynomial approximation'. Proc. IEEE Int. Conf. on Electronics, Circuits and Systems, Croatia, 15-18 September 2002, pp. 481-484
55. Nelder, J.A., and Mead, R.: 'A simplex method for function minimization', Comput. J., 1965, 7, pp. 308-313
56. Eltawil, A.M., and Daneshrad, B.: 'Interpolation based direct digital frequency synthesis for wireless communications'. Proc. IEEE Wireless Communications and Networking Conf., Orlando, FL, USA, March 2002, pp. 73-77
57. Eltawil, A.M., and Daneshrad, B.: 'Piece-wise parabolic interpolation for direct digital frequency synthesis'. Proc. IEEE Custom Integrated Circuits Conf., Orlando, FL, USA, May 2002, pp. 401-404
58. Curticǎpean, F., and Niittylahti, J.: 'Direct digital frequency synthesisers of high spectral purity based on quadratic approximation'. Proc. IEEE Int. Conf. on Electronics, Circuits and Systems, Croatia, 15-18 Sept. 2002, pp. 1095-1098
59. Palomäki, K.I., and Niittylahti, J.: 'A low-power, memory less direct digital frequency synthesizer architecture'. Proc. IEEE Int. Symp. on Circuits and Systems, Thailand, May 2003, pp. 77-80
60. Vankka, J., Lindeberg, J., and Halonen, K.: 'Direct digital synthesizer with tunable delta sigma modulator', Analog Integr. Circuits Signal Process., 2004, 38 (1), pp. 7-15
61. Sodagar, A.M., and Lahiji, G.R.: 'A novel architecture for ROM-less sine-output direct digital frequency synthesizers by using the 2nd-order parabolic approximation'. Proc. IEEE/IEA Int. Frequency Control Symp., Kansas City, Missouri, 7-9 June 2000, pp. 284-289
62. Sodagar, A.M., and Lahiji, G.R.: 'A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2001, 48, (9), pp. 850-857
63. Palomki, K.I., and Nylahti, J.: 'Direct digital frequency synthesizer architecture based on Chebyshev approximation'. Proc. 34th Asilomar Conf. on Signals, Systems and Computers, Pacific Grove, CA, USA, 29 Oct.-1 Nov. 2000, pp. 1639-1643
64. Palomäki, K.I., and Niittylahti, J.: 'A quadrature phase-to-amplitude converter based on Taylor series approximation'. Proc. 3rd Int. Conf. on Information, Communications and Signal Processing, Singapore, 15-18 Oct. 2001
65. Meenakarn, C., and Thanachayanont, A.: 'A sine-output ROM-less direct digital frequency synthesiser using a polynomial approximation'. Proc. IEEE Int. Symp. Circuits and Systems, Thailand, May 2003, pp. 625-628
66. Bjerede, B.E.: 'Suppression of spurious frequency components in direct digital frequency synthesizer', U.S. Patent 5 073 869, 17 December 1991
67. Mortezapour, S., and Lee, E.K.F.: 'Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter', IEEE J. Solid State Circuits, 1999, 34, (10), pp. 1350-1359
68. Jiang, J., and Lee, E.K.F.: 'A ROM-less direct digital frequency synthesizer using segmented nonlinear digital-to-analog converter'. Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 6-9 2001, pp. 165-168
69. Jiang, J., and Lee, E.K.F.: 'Segmented sine wave digital-to-analog converters for frequency synthesizer'. Proc. IEEE Symp. on Circuits and Systems, Sydney, Australia, 6-9 May 2001, pp. 520-523
70. Jiang, J., and Lee, E.K.F.: 'A low-power segmented nonlinear DAC-based direct digital frequency synthesizer', IEEE J. Solid State Circuits 2002, 37, (10), pp. 1326-1330
71. Shah, S.S., and Colling, S.: 'A 200 MHz analogue-ROM based direct digital frequency synthesizer with amplitude modulation'. Proc. IEEE Int. Symp. on VLSI Technology, Systems and Applications, Hsinchu, Taiwan, 18-20 April 2001, pp. 53-56
72. Gutierrez-Aitken, A., Matsui, J., Kanestiro, E.N., Oyama, B.K., and Sawdai, D.: 'Ultrahigh-speed direct digital synthesizer using InP DHBT technology', IEEE J. Solid State Circuits, 2002, 37, (9), pp. 1115-1119
73. Mohieldin, A.N., Emira, A.A., and Sanchez-Sinencio, E.: 'A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer', IEEE J. Solid State Circuits, 2002, 37, (10), pp. 1235-1243