A direct digital frequency synthesizer with fourth-order phase domain AS noise shaper and 12-bit current-steering DAC

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 4, 2006, Pages 839-849

  Dai, Fa Foster ^a,b   Ni, Weining ^a,c   Yin, Shi ^a,c   Jaeger, Richard C ^a,b,d,e,f  

^a IEEE   (United States)

^b AUBURN UNIVERSITY   (United States)

^c INSTITUTE OF SEMICONDUCTORS   (China)

^d Electrical and Computer Engineering   (United States)

^e Solid State Circuits Society AdCom   (United States)

^f Sigma Xi ^*  (Italy)

Author keywords

CMOS integrated circuits; Data conversion; Delta sigma modulation; Digital to analog conversion; Direct digital synthesizer; Frequency synthesizers; Integrated circuit design; Sigma delta modulation

Indexed keywords

DATA CONVERSION; DELTA-SIGMA MODULATION; DIRECT DIGITAL SYNTHESIZER; INTEGRATED CIRCUIT DESIGN; SIGMA-DELTA MODULATION;

CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; ELECTRIC POWER UTILIZATION; INTERPOLATION; PHASE MODULATION; ROM;

FREQUENCY SYNTHESIZERS;

EID: 33645692793     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.870749     Document Type: Conference Paper

References (18)

1. Y. Song and B. Kim, "A 14-bit direct digital frequency synthesizer with sigma-delta noise shaping," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 847-851, May 2004.
2. P. O'Leary and F. Maloberti, "A direct-digital synthesizer with improved spectral performance," IEEE Trans. Commun., vol. 39, no. 7, pp. 1046-1048, Jul. 1991.
3. H. T. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation," in Proc. 41st Annu. Frequency Control Symp. (USERACOM), Ft. Monmouth, NJ, May 1987, pp. 495-502.
4. B. Kim, H. T. Nicholas, and H. Samueli, "The optimization of direct digital frequency synthesizer in the presence of finite word length effects," in Proc. 42nd Annu. Frequency Control Symp., 1988, pp. 357-363.
5. J. Vankka and K. Halonen, Direct Digital Synthesizers. Boston, MA: Kluwer, 2002.
6. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: digital look-up tunable sinusoidal oscillators," IEEE Trans. Instrum. Meas., vol. 37, no. 6, pp. 358-362, Sep. 1988.
7. J. C. Candy and G. C. Temes, "Oversampling methods for A/D and D/A conversion," in Oversampling Delta-Sigma Data Converters, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. Piscataway, NJ: IEEE Press, 1992.
8. B. De Muer and M. Steyaert, "A CMOS monolithic ΔΣ- controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 835-844, Jul. 2002.
9. B. Miller and R. Conley, "A multiple modulator fractional divider," in Proc. 44th Annu. Frequency Control Symp., May 1990, pp. 559-568.
10. J. W. M. Rogers, F. F. Dai, M. S. Cavin, and D. G. Rahn, "A fully integrated multi-band ΔΣ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 678-689, Mar. 2005.
11. T. Jackson, G. Eapen, and F. Dai, "Feed forward sigma-delta interpolator for use in a fractional-N synthesizer," U.S. Patent Application 0067773 A1, Jun. 6, 2002.
12. A. Marques, J. Bastos, M. Steyaert, and W. Sansen, "A current steering architecture for 12-bit high-speed D/A converters," in Proc. IEEE Int. Conf. Circuits Syst., Sep. 1998, pp. 23-26.
13. A. Van den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
14. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
15. J. Vankka, M. Waltari, M. Kosunen, and K. Halonen, "A direct digital synthesizer with an on-chip D/A converter," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 218-227, Feb. 1998.
16. A. Madisetti, A. Kwentus, and A. Willson, "A 100-MHz, 16-b, DDFS with 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1034-1043, Oct. 1999.
17. A. Bellaouar, M. S. O'Brecht, A. M. Fahim, and M. I. Elmarsy, "Low power DDFS for wireless communications," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 385-390, Mar. 2000.
18. W. Ni, F. F. Dai, Y. Shi, and R. C. Jaeger, "A direct digital frequency synthesizer with single-stage ΔΣ interpolator and current-steering DAC," in Symp. VLSI Circuits Dig. Papers, Kyoto, Japan, Jun. 2005, pp. 56-59.