Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology

IEEE Microwave and Wireless Components Letters

Volumn 16, Issue 5, 2006, Pages 296-298

  Turner, Steven Eugene ^a,b   Kotecki, David E ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF MAINE   (United States)

Author keywords

Accumulator; Digital to analog converter (DAC); Direct digital synthesizer (DDS); Heterojunction bipolar transistor (HBT); High speed integrated circuits (ICs); Indium phosphide (InP)

Indexed keywords

DIRECT DIGITAL SYNTHESIZER (DDS); HIGH-SPEED INTEGRATED CIRCUITS (IC); SPURIOUS FREE DYNAMIC RANGE (SFDR);

COMPUTER ARCHITECTURE; DIGITAL TO ANALOG CONVERSION; FREQUENCIES; HETEROJUNCTION BIPOLAR TRANSISTORS; SEMICONDUCTING INDIUM PHOSPHIDE; TRANSISTORS;

DIGITAL DEVICES;

EID: 33646400609     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2006.873490     Document Type: Article

References (6)

1. max over 300 GHz in a new manufacturable technology," IEEE Electron Device Lett., vol. 25, no. 8, pp. 520-522, Aug. 2004.
2. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, no. 1, pp. 48-57, Mar. 1971.
3. A. Gutierrez-Aitken, J. Matsui, E. Kaneshiro, B. Oyama, D. Sawdai, A. Oki, and D. Streit, "Ultra high speed direct digital synthesizer using InP DHBT technology," in GaAs IC Symp. Tech. Dig., Oct. 2003, pp. 265-268.
4. K. R. Elliott, "Direct digital synthesis for enabling next generation RF systems," in CSIC Dig., Nov. 2005, pp. 125-128.
5. S. E. Turner, R. B. Elder, Jr., D. S. Jansen, and D. E. Kotecki, "4-bit adder-accumulator at 41-GHz clock frequency in InP DHBT technology," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 3, pp. 144-146, Mar. 2005.
6. S. E. Turner and D. E. Kotecki, "Benchmark results for high-speed 4-bit accumulators implemented in indium phosphide DHBT technology," Int. J. High Speed Electron. Devices, vol. 14, no. 3, pp. 646-651, Aug. 2004.