A 12 GHz 1.9 W direct digital synthesizer MMIC implemented in 0.18 μm SiGe BiCMOS technology

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 6, 2008, Pages 1384-1393

  Yu, Xuefeng ^b   Dai, Fa Foster ^a,b   Irwin, J David ^a,b   Jaeger, Richard C ^a,b  

^a IEEE

^b AUBURN UNIVERSITY   (United States)

Author keywords

Direct digital synthesizer (DDS); Frequency synthesis; Millimeter wave; SiGe; Waveform generation

Indexed keywords

CLOCKS; CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; DIGITAL ARITHMETIC; ELECTRIC POWER UTILIZATION; MICROWAVE CIRCUITS; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; PIPELINES; SEMICONDUCTING GERMANIUM COMPOUNDS; SEMICONDUCTING SILICON; SILICON ALLOYS; TECHNOLOGY;

ACTIVE AREAS; AMPLITUDE RESOLUTION; CLOCK INPUTS; CURRENT-STEERING; DIRECT DIGITAL SYNTHESIZER (DDS); FIGURE-OF-MERIT (FOM); HIGH POWER EFFICIENCY; MAXIMUM CLOCK FREQUENCY; POWER CONSUMPTION (CE); POWER SUPPLIES; SIGE BICMOS TECHNOLOGY; SINUSOIDAL WAVEFORMS; SPURIOUS-FREE-DYNAMIC-RANGE (SFDR);

BICMOS TECHNOLOGY;

EID: 44649152896     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.922739     Document Type: Article

References (22)

1. A. Gutierrez-Aitken, J. Matsui, E. N. Kaneshiro, B. K. Oyama, D. Sawdai, A. K. Oki, and D. C. Streit, "Ultrahigh-speed direct digital synthesizer using InP DHBT technology," IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1115-1119, Sep. 2002.
2. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 296-298, May 2006.
3. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2284-2290, Oct. 2006.
4. K. R. Elliott, "Direct digital synthesis for enabling next generation RF systems," in CSIC Dig., Nov. 2005, pp. 125-128.
5. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AE-AU-19, no. 1, pp. 48-57, Mar. 1971.
6. R. G. Meyer, W. M. Sansen, S. Lui, and S. Peeters, "The differential pair as a triangle-sine wave converter," IEEE J. Solid-State Circuits, vol. 11, no. 3, pp. 418-420, Jun. 1976.
7. B. E. Bjerede, "Suppression of spurious frequency components in direct digital frequency synthesizer," U.S. Patent 5,073,869, Dec. 17, 1991.
8. S. Mortezapour and E. Lee, "Design of a low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1350-1359, Oct. 1999.
9. D. Sunderland, R. Strauch, S. Wharfield, H. Peterson, and C. Cole, "CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications," IEEE J. Solid-State Circuits, vol. SC-19, no. 4, pp. 497-505, Aug. 1984.
10. H. T. Nicholas, III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with 90-dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1959-1969, Dec. 1991.
11. A. M. Sodagar and G. R. Lahiji, "Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 12, pp. 1452-1457, Dec. 2000.
12. T. Nakagawa and H. Nosaka, "A direct digital synthesizer with interpolation circuits," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 766-770, May. 1997.
13. J. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, no. 3, pp. 330-334, Sep. 1959.
14. Y. Nakamura and T. Miki et al, "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 637-642, Apr. 1991.
15. K. M. Chu and D. L. Pulfrey, "Design procedures for differential cas-code voltage switch circuits," IEEE J. SolidState Circuits, vol. SC-21, no. 6, pp. 1082-1087, Dec. 1986.
16. A. Van den Bosch, M. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high-speed high-resolution current-steering CMOS D/A converters," in Proc. IEEEInt. Conf. Electronics, Circuits and Systems, 1999, pp. 1193-1196.
17. A. Corry and R. A. Sutherland, "Direct digital frequency synthesizer using sigma-delta techniques," U.S. Patent 5,563,535, Oct. 8, 1996.
18. C. Y. Kang and E. E. Swartzlander, Jr., "Digit-pipelined direct digital frequency synthesis based on differential CORDIC," IEEE Trans. Circuits Syst. I, vol. 53, no. 5, pp. 1035-1044, May 2006.
19. L. Dadda and V. Piuri, "Pipelined adders," IEEE Trans. Comput., vol. 45, no. 3, pp. 348-356, Mar. 1996.
20. F. Lu, H. Samueli, J. Yuan, and C. Svensson, "A 700-MHz 24-b pipelined accumulator in 1.2-μm CMOS for application as a numerically controlled oscillator," IEEE J. Solid-State Circuits, vol. 28, no. 8, pp. 878-886, Aug. 1993.
21. X. Yu, F. Dai, D. Yang, V. Kakani, J. D. Irwin, and R. C. Jaeger, "A 9-bit 9.6 GHz 1.9 W direct digital synthesizer RFIC implemented in 0.18μm SiGe BiCMOS technology," in IEEE RFIC Symp., Honolulu, HI, Jun. 2007, pp. 241-244.
22. X. Yu, F. Dai, D. Yang, V. Kakani, J. D. Irwin, and R. C. Jaeger, "A 9-bit 6.3GHz 2.5W quadrature direct digital synthesizer MMIC," in IEEE Symp. VLSI Circuits Dig., 2007, pp. 52-53.