A 9-bit quadrature direct digital synthesizer implemented in 0.18-μm SiGe BiCMOS technology

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 5, 2008, Pages 1257-1266

  Yu, Xuefeng ^a,b   Dai, Fa Foster ^a,b   Irwin, J David ^a,b   Jaeger, Richard C ^a,b  

^a IEEE

^b AUBURN UNIVERSITY   (United States)

Author keywords

Direct digital synthesizer (DDS); Frequency synthesizers; Silicon germanium (SiGe); Waveform generators

Indexed keywords

ELECTRIC POWER UTILIZATION; MICROPROCESSOR CHIPS; TRANSISTORS; WAVEFORM ANALYSIS;

DIRECT DIGITAL SYNTHESIZER (DDS); PIPELINE ACCUMULATORS; SINUSOIDAL WAVEFORMS;

BICMOS TECHNOLOGY;

EID: 44049085783     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.921308     Document Type: Conference Paper

References (14)

1. A. Gutierrez-Aitken, J. Matsui, E. N. Kaneshiro, B. K. Oyama, D. Sawdai, A. K. Oki, and D. C. Streit, "Ultrahigh-speed direct digital synthesizer using InP DHBT technology," IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1115-1121, Sep. 2002.
2. S. E. Turner and Kotecki, "Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology," IEEE Microw. Wireless Comport. Lett., vol. 16, no. 5, pp. 296-298, May 2006.
3. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2284-2290, Oct. 2006.
4. K. R. Elliott, "Direct digital synthesis for enabling next generation RF systems," in IEEE Compound Semiconduct. Integr, Circuit Symp., 2005, pp. 125-128.
5. K. Baek, E. Merlo, M. Choe, A. Yen, and M. Sahrling, "A 1.7 GHz 3 V direct digital frequency synthesizer with an on-chip DAC in 0.35/spl μ/m SiGe BiCMOS," in IEEE Int. Solid-State Circuits Conf., 2005, pp. 114-116.
6. S. Mortezapour and E. K. F. Lee. "Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter," IEEEJ. Solid-State Circuits, vol. 34, no. 10, pp. 1350-1359, Oct. 1999.
7. A. M. Sodagar and G. R. Lahiji, "Mapping ROM phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. Citvuits Syst. II, Exp. Briefs, vol. 47, no. 12, pp. 1452-1457, Dec. 2000.
8. Y. Nakamura et al., "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 637-642, Apr. 1991.
9. P. Vorenkamp, J. Verdaasdonk, R. Plassche, and D. Scheffer, "A 1 Gs/s, 10 bit digital-to-analog converter," in IEEE Int. Solid-State Circuits Con., Feb. 1994, pp. 52-53.
10. M. Yamashina and H. Yamada, "MOS current mode logic MCML circuit for low-power GHz processors," NEC Res. Develop., vol. 36, no. 1, pp. 54-63, Jan. 1995.
11. J. Vandenbussche et al., "A 14 bit 100 Msamples update rate 42 random walk CMOS D/A converter," in IEEE Int. Solid-State Circuits Conf., Feb. 1999, pp. 146-147.
12. A. Van den Bosch, M. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters," in Proc. IEEE Int. Electro., Circuits, Syst. Conf., Sep. 1999, pp. 1193-1196.
13. X. Yu, F. Dai, D. Yang, V. Kakani, J. D. Irwin, and R. C. Jaeger, "A 9-bit 9.6 GHz 1.9 W direct digital synthesizer RFIC implemented in 0.18 μm SiGe BiCMOS technology," in IEEE RFIC Symp., Honolulu, HI, Jun. 2007, pp. 241-244.
14. X. Yu, F. Dai, D. Yang, V. Kakani, J. D. Irwin, and R. C. Jaeger, "A 9-bit 6.3 GHz 2.5 W quadrature direct digital synthesizer MMIC," in IEEE VLSI Symp., Kyoto, Japan, Jun. 2007, pp.52-53.