Router microarchitecture and scalability of ring topology in on-chip networks

2nd International Workshop on Network on Chip Architectures, NoCArc 2009, In conjunction with the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO42

Volumn , Issue , 2009, Pages 5-10

  Kim, John ^a   Kim, Hanjoon ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

On chip network; Ring topology; Router microarchitecture

Indexed keywords

BAND-WIDTH UTILIZATION; BANDWIDTH FRAGMENTATION; HIGH BANDWIDTH; HOP COUNT; LARGER NETWORKS; MESH TOPOLOGIES; MICRO ARCHITECTURES; MULTI-CORE PROCESSOR; NETWORK SIZE; ON-CHIP NETWORKS; RING TOPOLOGY; SHORT PACKETS; VIRTUAL CHANNELS;

BANDWIDTH; COMMUNICATION CHANNELS (INFORMATION THEORY); EMBEDDED SYSTEMS; ROUTERS; SCALABILITY;

TOPOLOGY;

EID: 76749086606     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1645213.1645217     Document Type: Conference Paper

References (20)

1. J. D. Owens et al., "Research challenges for on-chip interconnection networks," IEEE Micro, pp. 96-108, Sept./Oct. 2007.
2. A. Kumar et al., "Express virtual channels: Towards the ideal interconnection fabric," in ISCA, San Diego, CA, June 2007.
3. J. Kim et al., "Flattened Butterfly for On-Chip Networks," in MICRO, Chicago, IL, Dec. 2007.
4. Y. Hoskote et al., "A 5-ghz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, 2007.
5. D. Pham et al., "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor," Solid-State Circuits, IEEE Journal of, vol. 41, no. 1, pp. 179-196, Jan. 2006.
6. L. Seiler et al., "Larrabee: A many-core x86 architecture for visual computing," IEEE Micro, vol. 29, no. 1, pp. 10-21, 2009.
7. W. J. Dally, "Virtual-channel Flow Control," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, 1992.
8. T. Fossum, "Keynote : On-die interconnect and other challenges for chip-level multi-processing," in Proc. of Hot Interconnects, Stanford, CA, Aug. 2007.
9. C. J. Hughes et al., "Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors," in ISCA, San Diego, CA, 2007, pp. 220-231.
10. A. Kumar et al., "A 4.6tbits/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos," in ICCD, October 2007.
11. W. Stallings, "Local Networks," ACM Computing Surveys, vol. 16, no. 1, 1984.
12. R. D. Mullins, A. West, and S. W. Moore, "Low-latency virtual-channel routers for on-chip networks." in ISCA, 2004, pp. 188-197.
13. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA: Morgan Kaufmann, 2004.
14. A. Kahng et al., "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration," in DATE, 2009.
15. H. B. et al, "Overview of the KSR1 Computer System," Kendall Square Research Technical Report KSR-TR-9202001, Feb. 1992.
16. D. B. Gustavson, "The scalable coherent interface and related standards projects," IEEE Micro, vol. 12, no. 1, pp. 10-22, 1992.
17. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in ISCA, Austin, TX, 2009.
18. P. Gratz et al., "Implementation and Evaluation of On-Chip Network Architectures," in ICCD, 2006.
19. S. S. Mukherjee, F. Silla, P. Bannon, J. Emer, S. Lang, and D. Webb, "A comparative study of arbitration algorithms for the alpha 21364 pipelined router," pp. 223-234, 2002.
20. J. Kim, "Low-Cost Router Microarchitecture for On-Chip Networks," in MICRO, New York, NY, Dec. 2009.