Composable resource sharing based on latency-rate servers

12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009

Volumn , Issue , 2009, Pages 547-555

  Akesson, Benny ^a   Hansson, Andreas ^a   Goossens, Kees ^b,c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b NXP SEMICONDUCTORS   (Netherlands)

^c DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Composability; Latency rate servers; Real time; Resource sharing; Verification

Indexed keywords

APPLICATION REQUIREMENTS; COMPOSABILITY; FRAME-WORK; FRONT END; LOWER BOUNDS; PERFORMANCE ANALYSIS; REAL-TIME; RESOURCE SHARING; SERVICE TIME; SOLUTION SPACE; SRAM MEMORIES; SYSTEM DESIGN; SYSTEM ON CHIP DESIGN; TIME DOMAIN; VERIFICATION COMPLEXITY;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS;

DESIGN;

EID: 74549202663     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2009.167     Document Type: Conference Paper

References (28)

1. S. Dutta et al., "Viper: A multiprocessor SOC for advanced set-top box and digital TV systems," IEEE Des. Test. Comput., 2001.
2. O. Moreira et al., "Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor," in Proc. EMSOFT, 2007.
3. L. Abeni and G. Buttazzo, "Resource Reservation in Dynamic Real-Time Systems," Real-Time Systems, vol. 27, no. 2, 2004.
4. A. Hansson et al., "Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip," in Proc. DATE, Apr. 2007.
5. H. Kopetz and G. Bauer, "The time-triggered architecture," Proceedings of the IEEE, vol. 91, no. 1, 2003.
6. A. Hansson et al., "CoMPSoC: A template for composable and predictable multi-processor system on chips," ACM TODAES, vol. 14, no. 1, 2009.
7. D. Stiliadis and A. Varma, "Latency-rate servers: a general model for analysis of traffic scheduling algorithms," IEEE/ACM Trans. Netw., vol. 6, no. 5, 1998.
8. R. Cruz, "A calculus for network delay. I. Network elements in isolation," IEEE Trans. Inf. Theory, vol. 37, no. 1, 1991.
9. M. H. Wiggers et al., "Modelling run-time arbitration by latency-rate servers in dataflow graphs," in Proc. SCOPES, 2007.
10. K. J. Nesbit et al., "Fair queuing memory systems," in Proc. MICRO 39, 2006.
11. -, "Virtual private caches," in Proc. ISCA, 2007.
12. -, "Multicore resource management," IEEE Micro, vol. 28, no. 3, 2008.
13. J. Lee and K. Asanovic, "METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors," in Proc. RTAS, 2006.
14. M. Paolieri et al., "Hardware Support for WCET Analysis of Hard Real-Time Multicore Systems," in Proc. ISCA, 2009.
15. M. Bekooij et al., "Performance guarantees by simulation of process networks," in Proc. SCOPES, 2005.
16. T. Lundqvist and P. Stenstrom, "Timing anomalies in dynamically scheduled microprocessors," in Proc. RTSS, 1999.
17. R. Graham, "Bounds on multiprocessing timing anomalies," SIAM Journal on Applied Mathematics, pp. 416-429, 1969.
18. H. Kopetz et al., "Composability in the time-triggered system-on-chip architecture," in Proc. SOCC, 2008.
19. M. Bekooij et al., "Predictable and Composable Multiprocessor System Design: A Constructive Approach," in Bits&Chips Symposium on Embeddd Systems and Software, 2007.
20. M. Katevenis et al., "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip," IEEE J. Sel. Areas Commun., vol. 9, no. 8, Oct. 1991.
21. M. Shreedhar and G. Varghese, "Efficient fair queueing using deficit round robin," in Proc. SIGCOMM, 1995.
22. H. Zhang, "Service disciplines for guaranteed performance service in packet-switching networks," Proceedings of the IEEE, vol. 83, no. 10, Oct. 1995.
23. B. Akesson et al., "Real-Time Scheduling Using Credit-Controlled Static-Priority Arbitration," in Proc. RTCSA, Aug. 2008.
24. J. Vink et al., "Performance analysis of SoC architectures based on latency-rate servers," Proc. DATE, 2008.
25. A. Hansson and K. Goossens, "Trade-offs in the configuration of a network on chip for multiple use-cases," in Proc. Int'l Symposium on Networks on Chip (NOCS), 2007.
26. B. Akesson et al., "Predator: a predictable SDRAM memory controller," in Proc. CODES+ISSS, 2007.
27. -, "Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration," in Proc. RTCSA, 2009.
28. K. Goossens et al., "The Æthereal network on chip: Concepts, architectures, and implementations," IEEE Des. Test. Comput., vol. 22, no. 5, Sep. 2005.