Composability in the time-triggered System-on-Chip architecture

2008 IEEE International SOC Conference, SOCC

Volumn , Issue , 2008, Pages 87-90

  Kopetz, H ^a   El Salloum, C ^a   Huber, B ^a   Obermaisser, R ^a   Paukovits, C ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

COMPOSABILITY; IP-CORES; PROTOTYPE IMPLEMENTATIONS; SEAMLESS INTEGRATION; TIME-TRIGGERED SYSTEMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; NETWORK ARCHITECTURE; PROGRAMMABLE LOGIC CONTROLLERS; SOFTWARE PROTOTYPING;

ARCHITECTURAL DESIGN;

EID: 67650220948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2008.4641485     Document Type: Conference Paper

References (10)

1. L. Benini and G. De Micheli. "Network on Chips: Technology and Tools". Morgan Kaufmann Publishers, 2006.
2. K. Goossens, J. Dielissen, and A. Radulescu. "The Æthereal network on chip: Concepts, architectures, and implementations", IEEE Design and Test of Computers, vol. 22, no.5, 2005.
3. TTA-Group. TTTech's technology aboard Boeing 787 Dreamliner ™ aircraft. Press release, May 16, 2006.
4. FlexRay Consortium. FlexRay Communications System Protocol Specification Version 2.1. 2005.
5. H. Kopetz, A. Ademaj, P. Grillinger, and Klaus Steinhammer, The Time-Triggered Ethernet (TTE) design. IEEE Int. Symposium on Object-oriented Real-time distributed Computing (ISORC). May 2005.
6. H. Kopetz and N. Suri. Compositional design of RT systems: A conceptual basis for specification of linking interfaces. In Proceedings of the Sixth IEEE Int. Symposium on Object-Oriented Real-Time Distributed Computing. 2003.
7. Bosch. CAN Specification, Version 2.0. Robert Bosch Gmbh, Stuttgart, Germany. 1991.
8. H. Kopetz, "Real-Time Systems, Design Principles for Distributed Embedded", ISBN: 0-7923-9894-7, Kluwer Academic Publishers, Boston, 1997
9. C. El Salloum, "Interface Design in the Time-Triggered System-on-Chip Architecture", Ph.D. thesis, Vienna University of Technology, Institute of Computer Engineering, January 2008.
10. S. Poledna, "Replica Determinism in Fault-Tolerant Real-Time Systems", Ph.D. thesis, Vienna University of Technology, Institute of Computer Engineering, April 1994.