A 300 mV 494GOPS/W reconfigurable dual-supply 4-way SIMD vector processing accelerator in 45 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 1, 2010, Pages 95-102

  Kaul, Himanshu ^a   Anders, Mark A ^a   Mathew, Sanu K ^a   Hsu, Steven K ^a   Agarwal, Amit ^a   Krishnamurthy, Ram K ^a   Borkar, Shekhar ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Dual supply; Reconfigurable; Single instruction multiple data (SIMD); Ultra low voltage; Vector processing

Indexed keywords

ACTIVE LEAKAGE; FINE-GRAINED POWER; IDLE MODE; MOBILE MICROPROCESSORS; PEAK ENERGY; PERFORMANCE VARIATIONS; POWER REDUCTIONS; RE-CONFIGURABLE; SCALABLE PERFORMANCE; SINGLE CYCLE; SINGLE INSTRUCTION MULTIPLE DATA; STAND-BY LEAKAGE; SUBTHRESHOLD OPERATION; TOTAL POWER; ULTRALOW VOLTAGE; VECTOR PROCESSING; WIDE SUPPLY VOLTAGE RANGE;

ENERGY EFFICIENCY; LEAKAGE CURRENTS; STATIC RANDOM ACCESS STORAGE;

VECTORS;

EID: 73249137734     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2031813     Document Type: Conference Paper

References (13)

1. S. Arakawa et al., "A 512GOPS fully-programmable digital image processor with full HD 1080p processing capabilities," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 312-313.
2. A. Abbo et al., "Xetal-II: A 107GOPS, 600 mW massively parallel processor for video scene analysis," IEEE J. Solid-State Circuits, vol.43, no.1, pp. 192-201, Jan. 2008.
3. A. Nilsson et al., "An 11 mm, 70 mW fully programmable baseband processor for mobileWiMAXandDVB-T/H in 0.12 μmCMOS," IEEE J. Solid-State Circuits, vol.44, no.1, pp. 90-97, Jan. 2009.
4. H. Noda et al., "The design and implementation of the massively parallel processor based on the matrix architecture," IEEE J. Solid-State Circuits, vol.42, no.1, pp. 183-192, Jan. 2007.
5. H. Zhang et al., "A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1697-1704, Nov. 2000.
6. B. Stackhouse et al., "A 65 nm 2-billion-transistor quad-core itanium processor," IEEE J. Solid-State Circuits, vol.44, no.1, pp. 18-31, Jan. 2009.
7. M. Ito et al., "A 65 nmsingle-chip application and dual-mode baseband processor with partial clock activation and IP-MMU," IEEE J. Solid-State Circuits, vol.44, no.1, pp. 83-89, Jan. 2009.
8. H. Kaul et al., "A 320 mV 56 μW 411GOPS/Watt ultra-low voltage motion estimation accelerator in 65 nm CMOS," IEEE J. Solid-State Circuits, vol.44, no.1, pp. 107-114, Jan. 2009.
9. J. Kwong et al., "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter," IEEE J. Solid-State Circuits, vol.44, no.1, pp. 115-126, Jan. 2009.
10. S. Hanson et al., "Exploring variability and performance in a sub-200-mV processor," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 881-891, Apr. 2008.
11. M.-E. Hwang et al., "A 85 mV 40 nW process-tolerant subthreshold 8×8 FIR filter in 130 nm technology," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 154-155.
12. H. Kaul et al., "A 300 mV 494GOPS/W reconfigurable dual-supply 4-way SIMD vector processing accelerator in 45 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 260-261.
13. K. Mistry et al., "A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in IEDM Tech. Dig., Dec. 2007, pp. 247-250.