Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 1, 2008, Pages 192-201

  Abbo, Anteneh A ^a   Kleihorst, R P ^b   Choudhary, Vishal ^b   Sevat, Leo ^b   Wielage, Paul ^b   Mouy, Sebastien ^b   Vermeulen, Bart ^b   Heijligers, Marc ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b NXP SEMICONDUCTORS   (Netherlands)

Author keywords

Low power; parallel processing; processor tile; single instruction multiple data (SIMD); smart cameras; very large scale integration (VLSI); video scene analysis

Indexed keywords

EID: 85008043136     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.2007.909328     Document Type: Article

References (11)

1. M. Jones and P. Viola, “Fast multi-view face detection,” Mitsubishi Electronics Res. Lab., TR2003-96, Jun. 2003.
2. D. Lowe, “Distinctive image features from scale-invariant keypoints,” Int. J. Comput. Vis., vol. 60, no. 2, pp. 91–110, Nov. 2004.
3. P. Jonker, “Why linear arrays are better image processors,” in Proc. 12th IAPR Conf. Pattern Recognition, 1994, pp. 334–338.
4. B. Khailany et al., “Imagine: Media processing with streams,” IEEE Micro, vol. 21, no. 2, pp. 35–46, Mar./Apr. 2001.
5. Cell. [Online]. Available: http://researchweb.watson.ibm.com
6. R. Kleihorst, A. Abbo, A. van der Avoird, M. O. de Beeck, L. Sevat, P. Wielage, R. van Veen, and H. van Herten, “Xetal: A low-power highperformance smart camera processor,” in Proc. ISCAS, 2001, pp. 215–218.
7. S. Kyo, T. Koga, S. Okazaki, and I. Kuroda, “An integrated memory array processor for embedded image recognition systems,” in Proc. ISCAS, 2005, pp. 134–145.
8. M. Nakajima et al., “A 40 GOPS 250 mw massively parallel processor based on matrix architecture,” in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 410–411.
9. A. Abbo and R. Kleihorst, “A programmable smart-camera architecture,” in Proc. ACIVS2002, Gent, Belgium, Sep. 2002, pp. 6–13.
10. B. Vermeulen, T. Waayers, and S. K. Goel, “Core-based scan architecture for silicon debug,” in Proc. IEEE Int. Test Conf., Washington, DC, 2002, p. 638.
11. A. Abbo, R. Kleihorst, V. Choudhary, and L. Sevat, “Power consumption of performance-scaled SIMD processors,” in Proc. PATMOS, Sep. 2004, pp. 532–540.