A 4.75-GHz fractional frequency divider-by-1.25 with TDC-based all-digital spur calibration in 45-nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 12, 2009, Pages 3422-3433

  Pellerano, Stefano ^a   Madoglio, Paolo ^a   Palaskas, Yorgos ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Delay mismatch; Fractional frequency divider; Phase rotating frequency divider; Power amplifier pulling; Spur calibration; Time to digital converter; WiMAX; WLAN

Indexed keywords

DELAY MISMATCH; FRACTIONAL FREQUENCIES; PHASE-ROTATING FREQUENCY DIVIDER; ROTATING FREQUENCIES; TIME TO DIGITAL CONVERTERS; TIME-TO-DIGITAL CONVERTER;

CALIBRATION; ERRORS; FREQUENCY CONVERTERS; INTEROPERABILITY; POWER AMPLIFIERS; ROTATION; TIME MEASUREMENT; WIMAX; WIRELESS LOCAL AREA NETWORKS (WLAN);

FREQUENCY DIVIDING CIRCUITS;

EID: 72949092748     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2032276     Document Type: Conference Paper

References (17)

1. S. S. Mehta et al., "An 802.11g WLAN SoC," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2483-2491, Dec. 2005.
2. M. Simon, P. Laaser,V. Filimon, H. Geltinger, D. Friedrich, Y. Raman, and R. Weigel, "An 802.11a/b/g RF transceiver in an SoC," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 562-622.
3. O. Degani et al., "A 1 × 2 MIMO multi-band CMOS transceiver with an integrated front-end in 90 nm CMOS for 802.11a/g/n WLAN applications," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 356-357.
4. H. Darabi et al., "A 2.4-GHz CMOS transceiver for bluetooth," IEEE J. Solid-State Circuits, vol.36, no.12, pp. 2016-2024, Dec. 2001.
5. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7- μm CMOS," IEEE J. Solid-State Circuits, vol.31, pp. 890-897, Jul. 1996.
6. B. A. Floyd, "Sub-integer frequency synthesis using phase-rotating frequency dividers," Trans. Circuits and Systems I, vol.55, pp. 1823-1833, Aug. 2008.
7. N. Krishnapura and P. R. A. Kinget, "5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol.35, no.7, pp. 1019-1024, Jul. 2000.
8. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier," IEEE J. Solid-State Circuits, vol.38, no.6, pp. 866-874, Jun. 2003.
9. C.-H. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phaselocked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol.36, no.5, pp. 777-783, May 2001.
10. H.-H. Chang, J.-Y. Chang, C.-Y. Kuo, and S.-I. Liu, "A 0.7-2-GHz self-calibrated multiphase delay-locked loop," IEEE J. Solid-State Circuits, vol.41, no.5, pp. 1051-1061, May 2006.
11. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. of Solid-State Circuits, vol.24, no.2, pp. 62-70, Feb. 1989.
12. V. Gutnik and A. Chandrakasan, "On-chip picosecond time measurement," in VLSI Dig. Tech Papers, Jun. 2000, pp. 52-53.
13. R. B. Staszewski, D. Leipold, C. M. Hung, and P. T. Balsara, "TDCbased frequency synthesizer for wireless applications," in Proc. RFIC Symp., Jun. 2004, pp. 215-218.
14. P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, A. Bigongiari, and M. Lippi, "Multihit multichannel time-to-digital converter with 0.01 differential nonlinearity and near optimal time resolution," IEEE J. Solid-State Circuits, vol.33, no.4, pp. 650-656, Apr. 1998.
15. P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a vernier delay line," IEEE J. Solid-State Circuits, vol.35, no.2, pp. 240-247, Feb. 2000.
16. S. Tisa, A. Lotito, A. Giudice, and F. Zappa, "Monolithic time-to-digital converter with 20 ps resolution," in Proc. ESSCIRC, Sep. 2003, pp. 465-468.
17. V. Kratyuk, P. K. Hanumolu, K. Ok, U.-K. Moon, and K. Marayam, "A digital PLL with a stochastic time-to-digital converter," IEEE Trans. Circuits and Syst.-I, accepted for publication.