A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 6, 2003, Pages 866-874

  Shu, Keliu ^a   Sánchez Sinencio, Edgar ^a   Silva Martínez, José ^a   Embabi, Sherif H K ^b  

^a TEXAS A AND M UNIVERSITY   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

Capacitance multiplier; CMOS; Fractional N; Frequency synthesizer; Loop filter; Phase locked loop (PLL); Phase switching prescaler; Sigma delta( )

Indexed keywords

CAPACITANCE; FREQUENCY SYNTHESIZERS; MODULATORS; PHASE LOCKED LOOPS;

PHASE-SWITCHING;

CMOS INTEGRATED CIRCUITS;

EID: 0038718738     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.811875     Document Type: Article

References (19)

1. C. Lam and B. Razavi, "A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, pp. 788-794, May 2000.
2. H. R. Rategh, H. Samavati, and T. H. Lee, "A CMOS frequency synthesizer with an injection locked frequency divider for a 5-GHz wireless LAN receiver," IEEE J. Solid-State Circuits, vol. 35, pp. 780-787, May 2000.
3. D. Theil, C. Durdodt, A. Hanke, S. Heinen, S. Waasen, D. Seippel, D. Pham-Stabner, and K. Schumacher, "A fully integrated CMOS frequency synthesizer for Bluetooth," in Proc. Symp. Radio Frequency Integrated Circuits, Phoenix, AZ, May 2001, pp. 103-106.
4. J. N. Soares and W. A. M. Van Noije, "A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)," IEEE J. Solid-State Circuits, vol. 34, pp. 97-102, Jan. 1999.
5. H. Knapp, J. Bock, M. Wurzer, G. Ritzberger, K. Aufinger, and L. Treitinger, "2-GHz/2-mW and 12-GHz/30-mW dual-modulus prescaler in silicon bipolar technology," IEEE J. Solid-State Circuits, vol. 36, pp. 1420-1423, Sept. 2001.
6. C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, pp. 1039-1045, July 2000.
7. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 890-897, July 1996.
8. M. H. Perrott, "Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizer," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA, 1997.
9. A. Benachour, S. H. K. Embabi, and A. Ali, "A 1.5 GHz, sub-2 mW CMOS dual modulus prescaler," in Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, 1999, pp. 613-616.
10. N. Krishnapura and P. R. Kinget, "A 5.3-GHz programmable divider for HiperLAN in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 35, pp. 1019-1024, July 2000.
11. D. Mijuskovic, M. J. Bayer, T. F. Chomicz, N. K. Garg, F. James, P. W. McEntarfer, and J. A. Porter, "Cell-based fully integrated CMOS frequency synthesizers," IEEE J. Solid-State Circuits, vol. 29, pp. 271-279, Mar. 1994.
12. J. Craninckx and M. S. J. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, pp. 2054-2065, Dec. 1998.
13. W. Chen and J. Wu, "A 2-V 1.8-GHz BJT phase-locked loop," IEEE J. Solid-State Circuits, vol. 34, pp. 784-789, June 1999.
14. C. Lo and H. C. Luong, "A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications," IEEE J. Solid-State Circuits, vol. 37, pp. 459-470, Apr. 2002.
15. Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, K. Lee, D. Jeong, and W. Kim, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, pp. 536-542, May 2002.
16. S. Solis-Bustos, J. Silva-Martínez, F. Maloberti, and E. Sánchez-Sinencio, "A 60-dB dynamic range CMOS sixth-order 2.4-Hz low-pass filter for medical applications," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1391-1398, Dec. 2000.
17. B. Miller and R. J. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, pp. 578-583, June 1991.
18. T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
19. K. Shu, E. Sánchez-Sinencio, F. Maloberti, and U. Eduri, "A comparative study of digital ΣΔ modulators for fractional-N synthesis," in Proc. IEEE Int. Conf. Electronics, Circuits, and Systems (ICECS), Malta, Sept. 2001, pp. 1391-1394.