Sub-integer frequency synthesis using phase-rotating frequency dividers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 7, 2008, Pages 1823-1833

  Floyd, Brian A ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Frequency conversion; Frequency synthesizers; Phase interpolation; Phase switched divider

Indexed keywords

FREQUENCY SYNTHESIZERS; OPTICAL FREQUENCY CONVERSION;

FREQUENCY DIVISION; FREQUENCY RESOLUTIONS; FREQUENCY SYNTHESIS; INTEGER DIVISION; MULTI-MODULUS DIVIDERS; PHASE INTERPOLATION; PHASE-SWITCHED DIVIDER; ROTATING FREQUENCIES;

FREQUENCY DIVIDING CIRCUITS;

EID: 50549083268     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.918077     Document Type: Article

References (15)

1. F. M. Gardner, Phaselock Techniques, third ed. Hoboken, NJ: Wiley, 2005, ch. 15.
2. F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun. vol. COM-28, no. 11, pp. 1849-1858, Nov. 1980.
3. T. A. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
4. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 890-897, Jul. 1996.
5. B. Floyd, "A 15 to 18-GHz programmable sub-integer frequency synthesizer for a 60-GHz transceiver," in IEEE RFIC Symp. Dig. Papers, Jun. 2006, pp. 529-532.
6. M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1895-1907, Dec. 2000.
7. N. Krishnapura and P. R. Kinget, "A 5.3-GHz programmable divider for HiperLAN in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1019-1024, Jul. 2000.
8. M. Zargari et al., "A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11 a/b/g wireless LAN," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2239-2249, Dec. 2004.
9. K. Shu, E. Sánchez-Sinencio, J. Silva-Martínez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 866-874, Jun. 2003.
10. G. C. T. Leung and H. C. Luong, "A 1-V 5.2-GHz CMOS synthesizer for WLAN applications," IEEE. J. Solid-State Circuits, vol. 39, no. 11, pp. 1873-1882, Nov. 2004.
11. B. Rezavi, RF Microelectronics. Upper Saddle River, NJ: Prentice-Hall, 1998, ch. 8.
12. S. Sidiropoulos and M. Horowitz, "A semi-digital delay locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 1683-1692, Nov. 1997.
13. J. W. Nilsson, Electric Circuits, 4th ed. Reading, MA: Addison-Wesley, 1993, ch. 19.
14. V. Manassewitsch, Frequency Synthesizers Theory and Design. New York: Wiley, 1987, p. 60.
15. P. K. Hanumolu, M. Brownlee, K. Mayaram, and U.-K. Moon, "Analysis of charge-pump phase-locked loops," IEEE Trans. Circuits Sys. I, Reg. Papers, vol. 51, no. 9, pp. 1665-1674, Sep. 2004.