Building heterogeneous reconfigurable systems with a hardware microkernel

Embedded Systems Week 2009 - 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, CODES+ISSS 2009

Volumn , Issue , 2009, Pages 393-402

  Agron, Jason ^a   Andrews, David ^a  

^a University of Arkansas   (United States)

Author keywords

FPGAs; Heterogeneous architectures; Operating systems

Indexed keywords

CUSTOM CIRCUITS; DESIGN FLOWS; DEVELOPMENT ENVIRONMENT; EXECUTABLES; HETEROGENEOUS ARCHITECTURES; HETEROGENEOUS COMPONENT; HETEROGENEOUS MULTIPROCESSOR SYSTEMS; HOMOGENEOUS SYSTEM; NEW DESIGN; OPERATING SYSTEMS; PERFORMANCE LEVEL; PROGRAMMER PRODUCTIVITY; PROGRAMMING ABSTRACTIONS; PROGRAMMING MODELS; RECONFIGURABLE SYSTEMS; RUNTIME SYSTEMS;

COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MULTIPROCESSING SYSTEMS; PRODUCTIVITY; STANDARDIZATION; STRUCTURAL DESIGN;

EMBEDDED SYSTEMS;

EID: 72149134467     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629435.1629489     Document Type: Conference Paper

References (31)

1. J. Agron, W. Peck, E. Anderson, D. Andrews, E. Komp, R. Sass, F. Baijot, and J. Stevens. Run-Time Services for Hybrid CPU/FPGA Systems On Chip. In Proceedings of the 27th IEEE International Real-Time Systems Symposium (RTSS), December 2006.
2. D. Andrews, D. Niehaus, and P. J. Ashenden. Programming Models for Hybrid CPU/FPGA Chips. IEEE Computer, 37(1):118-120, 2004.
3. D. Andrews, R. Sass, E. Anderson, J. Agron, W. Peck, J. Stevens, F. Baijot, and E. Komp. Achieving Programming Model Abstractions For Reconfigurable Computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(1):34-44, January 2008.
4. P. Bellens, J. M. Perez, R. M. Badia, and J. Labarta. CellSs: a Programming Model for the Cell BE Architecture. ACM/IEEE Super Computing Conference (SC'06), 0:5, 2006.
5. C. H. Crawford, P. Henning, M. Kistler, and C. Wright. Accelerating Computing with the Cell Broadband Engine Processor. In CF '08: Proceedings of the 2008 Conference on Computing Frontiers, pages 3-12, New York, NY, USA, 2008. ACM.
6. S. A. Edwards. The Challenges of Synthesizing Hardware from C-Like Languages. IEEE Design and Test of Computers, 23(5):375-386, 2006.
7. A. E. Eichenberger, J. K. O'Brien, K. M. O'Brien, P. Wu, T. Chen, P. H. Oden, D. A. Prener, J. C. Shepherd, B. So, Z. Sura, A. Wang, T. Zhang, P. Zhao, M. K. Gschwind, R. Archambault, Y. Gao, and R. Koo. Using Advanced Compiler Technology to Exploit the Performance of the Cell Broadband EngineTM Architecture. IBM Systems Journal, 45(1):59-84, 2006.
8. M. A. Ertl and D. Gregg. The Behavior of Efficient Virtual Machine Interpreters on Modern Architectures. In Euro-Par '01: Proceedings of the 7th International Euro-Par Conference Manchester on Parallel Processing, pages 403-412, London, UK, 2001. Springer-Verlag.
9. A. Grasset, F. Rousseau, and A. A. Jerraya. Automatic Generation of Component Wrappers by Composition of Hardware Library Elements Starting from Communication Service Specification. Proceedings of the IEEE International Workshop on Rapid Systems Prototyping, pages 47-53, 2005.
10. I. Gray and N. Audsley. Application-Defined Virtualisation for Embedded Real-Time Software on Complex Architectures. In 2nd Junior Researcher Workshop on Real-Time Computing, in conjunction with RTNS. IEEE, 2008.
11. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau. SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations. In International Conference on VLSI Design, pages 461-466, January 2003.
12. A. A. Jerraya and W. Wolf. Hardware/Software Interface Codesign for Embedded Systems. IEEE Computer, 38(2):63-69, 2005.
13. E. Luebbers and M. Platzner. ReconOS: An RTOS Supporting Hard- and Software Threads. Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL), August 2007.
14. W. A. Najjar, W. Bohm, B. A. Draper, J. Hammes, R. Rinker, J. R. Beveridge, M. Chawathe, and C. Ross. High-Level Language Abstraction for Reconfigurable Computing. In IEEE Computer, pages 63-69, August 2003.
15. T. Samuelsson, M. Akerholm, P. Nygren, J. Starner, and L. Lindh. A Comparison of Multiprocessor RTOS Implemented in Hardware and Software. In Proceedings of the 15th Euromicro Workshop on Real-Time Systems, 2003.
16. B. Senouci, A. Kouadri M, F. Rousseau, and F. Petrot. Multi-CPU/FPGA Platform Based Heterogeneous Multiprocessor Prototyping: New Challenges for Embedded Software Designers. The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, 2008. RSP '08, pages 41-47, June 2008.
17. T. Suh, D. Blough, and H.-H. Lee. Supporting Cache Coherence in Heterogeneous Multiprocessor Systems. Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, 2:1150-1155 Vol.2, February 2004.
18. S. Trimberger. FPL 2007 Xilinx Keynote Talk - Redefining the FPGA. http://ce.et.tudelft.nl/FPL/trimbergerFPL2007.pdf. Last accessed August 11, 2009.
19. M. Vuletic, L. Possi, and P. Ienne. Virtual Memory Window for Application-Specifc Reconfigurable Coprocessors. In Proceeding of the 41st Annual Conference on Design Automation, ACM Press, pages 948-953, 2004.
20. P. H. Wang, J. D. Collins, G. N. Chinya, H. Jiang, X. Tian, M. Girkar, N. Y. Yang, G.-Y. Lueh, and H. Wang. EXOCHI: Architecture and Programming Environment for a Heterogeneous Multi-Core Multithreaded System. ACM SIGPLAN Notices, 42(6):156-166, 2007.
21. M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II Compiler and Architecture. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 9-16, 1993.
22. C. Williams. Linux Scheduler Latency - Red Hat Inc. Technical Paper. http://www.linuxdevices.com/files/article027/rh-rtpaper. pdf. Last accessed August 11, 2009.
23. www.celoxica.com. Celoxica. Last accessed August 11, 2009.
24. www.impulsec.com. ImpulseC. Last accessed August 11, 2009.
25. www.systemc.org. SystemC. Last accessed August 11, 2009.
26. Xilinx. MicroBlaze Processor Reference Guide. http://www.xilinx.com/ support/documentation/sw -manuals/mb-ref-guide.pdf. Last accessed August 11, 2009.
27. Xilinx. Reference Guide UG200 - Embedded Processor Block in Virtex-5 FPGAs. http://www.xilinx.com/. Last accessed August 11, 2009.
28. P. Yiannacouras, J. G. Steffan, and J. Rose. VESPA: Portable, Scalable, and Flexible FPGA-Based Vector Processors. In CASES '08: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 61-70, New York, NY, USA, 2008. ACM.
29. V. Yodaiken. The RTLinux Manifesto. In Proceedings of The 5th Linux Expo, Raleigh, NC, 1999.
30. V. Yodaiken, C. Dougan, and M. Barabanov. RTLinux/RTCore Dual-Kernel Real-Time Operating System. FSMLabs Inc. Technical Paper.
31. J. Yu, G. Lemieux, and C. Eagleston. Vector Processing as a Soft-Core CPU Accelerator. In FPGA '08: Proceedings of the 16th international ACM/SIGDA Symposium on Field Programmable Gate Arrays, pages 222-232, New York, NY, USA, 2008. ACM.