Automatic generation of component wrappers by composition of hardware library elements starting from communication service specification

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2005, Pages 47-53

  Grasset, Arnaud ^a   Rousseau, Frédéric ^a   Jerraya, Ahmed A ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; MATHEMATICAL MODELS; SPECIFICATIONS; TELECOMMUNICATION NETWORKS; TELECOMMUNICATION SERVICES;

AUTOMATIC GENERATION; NETWORK COMMUNITY; SERVICE SPECIFICATION; WRAPPERS;

COMPUTER HARDWARE;

EID: 26444490171     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. L. Benini, G. De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computer, vol. 35, Jan. 2002.
2. Open Core Protocol International Partnership (OCP-IP), "Open Core Protocol Specification", Release 2.0. Available at http://www.ocpip.org/ home
3. D. Flynn, "AMBA: Enabling Reusable On-Chip Designs", IEEE Micro, vol. 17, no4, 1997.
4. Platform Express, http://www.mentor.com
5. D.E. Culler, J.P. Singh, A. Gupta, "Parallel Computer Architecture: A Hardware/Software Approach", Morgan Kaufmann Publishers, August 1998.
6. M.W. Youssef, S. Yoo, A. Sasongko, Y. Paviot, A.A. Jerraya, "Debugging HW/SW interface for MPSoC: video encoder system design case study", DAC 2004.
7. D. Lyonnard, S. Yoo, A. Baghdadi, A. A. Jerraya, "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", DAC 2001.
8. D. Hommais, F. Pétrol, I. Augé, "A Practical Toolbox for System Level Communication Synthesis", CODES 2001.
9. EASI-Studio, http://www.beachsolutions.com
10. A. Meisel, M. Visarius, W.Hardt, S. Ihmor, "Self-Reconfiguration of Communication Interfaces", RSP 2004.
11. R. Passerone, J. A. Rowson, A. S.-Vincentelli, "Automatic Synthesis of Interfaces between Incompatible Protocols", DAC 1998.
12. R. Siegmund, D. Müller, "Automatic Synthesis of Communication Controller Hardware from Protocol Specifications", IEEE Design & Test of Computers, vol. 19, no4, 2002.
13. A. Seawright, U. Holtmann, W. Meyer, B. Pangrle, R. Verbrugghe, J. Buck, "A System for Compiling and Debugging Structured Data Processing Controllers", proceedings of Euro-DAC'96, Geneva, 1996.
14. M. O'Nils, A. Jantsch, "Device Driver and DMA Controller Synthesis from HW/SW Communication Protocol Specifications", Design Automation for Embedded Systems, Vol. 6, No. 2, Kluwer Academic Publisher, 2001.
15. A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, and P. Wielage, "An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Programming", DATE 2004.
16. M. Zitterbart, B. Stiller, A. N. Tantawy, "A Model for Flexible High-Performance Communication Subsystems", IEEE Journal on Selected Areas in Communications, vol. 11, no4, May 1993.
17. A. S. Tanenbaum, "Computer Networks", Prentice Hall, 1996.
18. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", DAC 2001.
19. Z. Dittia, "Integrated HW/SW Design of a High Performance Network Interface", PhD. Thesis, Washington University, May 2001.
20. A. Grasset, F. Rousseau, A.A. Jerraya, "Network Interface Generation for MPSoC: from Communication Service Requirements to RTL implementation", RSP 2004.
21. E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip", IEE Proceedings: Computers and Digital Technique, Sept. 2003.