Achieving programming model abstractions for reconfigurable computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 1, 2008, Pages 34-43

  Andrews, David ^a,b   Sass, Ron ^a,c   Anderson, Erik ^a,d   Agron, Jason ^a,e   Peck, Wesley ^e   Stevens, Jim ^e   Baijot, Fabrice ^e   Komp, Ed ^e  

^a IEEE   (United States)

^b University of Kansas   (United States)

^c The University of North Carolina at Charlotte   (United States)

^d UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^e UNIVERSITY OF KANSAS   (United States)

Author keywords

Field programmable gate arrays (FPGAs); Operating systems; Programming models; Reconfigurable computing

Indexed keywords

COMPUTATIONAL MODELS; MULTIPROCESSOR ARCHITECTURE PLATFORM; PROGRAMMING MODELS; RECONFIGURABLE COMPUTING;

COMPUTATIONAL METHODS; COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING LANGUAGES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SYNCHRONIZATION;

PROGRAM PROCESSORS;

EID: 37249011320     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.912106     Document Type: Article

References (26)

1. Xilinx, San Jose, CA, "Programmable logic devices," Sept. 10, 2007 [Online]. Available: http://www.xilinx.com/
2. G. Almasi and A. Gottlieb, Highly Parallel Computing. Redwood City, CA: Benjamin Cummings, 1994.
3. J. C. Browne, "Parallel architectures for computer systems," IEEE Computer, vol. 37, no. 5, pp. 83-87, May 1984.
4. A. S. Tanenbaum, Structured Computer Organization. Englewood Cliffs, NJ: Prentice-Hall, 1984.
5. M. J. Flynn, "Some computer organizations and their effectiveness," IEEE Trans. Computers, vol. C-21, no. 9, pp. 948-960, Sep. 1972.
6. S. A. Edwards, "The challenges of synthesizing hardware from C-like languages," IEEE Des. Test Comput., vol. 23, no. 5, pp. 375-386, Sep. 2006.
7. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "SPARK: A high-level synthesis framework for applying parallelizing compiler transformations," in Proc. Int. Conf. VLSI Des., 2003, pp. 461-466.
8. Celoxica, Abbingdon, Oxfordshire, U.K., "Celoxica homepage," [Online], Available: www.celoxica.com.
9. J. Park, P. C. Diniz, and K. S. Shayee, "Performance and area modeling of complete FPGA designs in the presence of loop transformations," IEEE Trans. Computers, vol. 53, no. 11, pp. 1420-1435, Nov. 2004.
10. B. So, M. Hall, and P. Diniz, "A compiler approach to design space exploration in FPGA-based sysems," in Proc. ACM Conf. Program. Lang. Des. Implementation, 2002, pp. 165-176.
11. W. A. Najjar, W. Bohm, B. A. Draper, J. Hammes, R. Rinker, J. R. Bev-eridge, M. Chawathe, and C. Ross, "High-level language abstraction for reconflgurable computing," IEEE Computer, vol. 36, no. 8, pp. 63-69, Aug. 2003.
12. T. Callahan, "Automatic compilation of C for hybrid reconflgurable architectures" Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California Berkeley, Berkeley, 2002 [Online], Available: http://brass.cs. berkeley.edu/documents/tjc.thesis.htrnl
13. M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh, "PRISM-II compiler and architecture," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1993, pp. 9-16.
14. P. Athanas and H. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Computer, vol. 26, no. 3, pp. 11-18, Mar. 1993.
15. M. Gokhale and R. Minnich, "FPGA computing in a data parallel C," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1994, pp. 94-101.
16. J. Hauser and J. Wawrzynek, "GARP: A MIPS processor with a reconfigurable coprocessor," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1997, pp. 12-21.
17. ImpulseC, Kirkland, WA, "ImpulseC homepage," (2007). [Online]. Available: www.impulsec.com
18. SystemC, "SystemC homepage," [Online]. Available: www.systemc.org
19. D. Lau, O. Pritchard, and P. Molson, "Automated generation of hardware accelerators with direct memory access," in Proc. 14th Ann. Conf. Field-Pmgram. Custom Comput. Mach., 2006, pp. 45-56.
20. W. Peck, J. Agron, D. Andrews, M. Finley, and E. Komp, "Hardware/ software co-design of operating systems for thread management and scheduling," in Proc. 25th IEEE Int. Real-Time Syst. Symp., Works Progress Session (RTSS WIP), 2004, pp. 48-51.
21. J. Agron, D. Andrews, M. Finley, E. Komp, and W. Peck, "FPGA implementation of a priority scheduler module," in Proc. 25th IEEE Int. Real-Time Syst. Symp., Works Progress Session (RTSS WIP), 2004, pp. 116-119.
22. D. Andrews, W. Peck, J. Agron, K. Preston, E. Komp, M. Finley, and R. Sass, "Hthreads: A hardware/software co-designed multithreaded RTOS kernel," in Proc. 10th IEEE Int. Conf. Emerging Technol. Factory Autom., 2005, p. 8.
23. M. Vuletic, L. Possi, and P. Ienne, "Virtual memory window for application-specife reconfigurable coprocessors," in Proc. 41st Ann. Conf. Des. Autom., 2004, pp. 948-953.
24. M. Vuletic, L. Pozzi, and P. Ienne, "Seamless hardware software integration in reconfigurable computing systems," IEEE Des. Test Comput., vol. 22, no. 2, pp. 102-113, Mar. 2005.
25. J. Merrill, "GENERIC and GIMPLE: A new tree representation for entire functions," in Proc. GCC Developers Summit, 2003, pp. 171-180.
26. POSIX, "Open POSIX Test Suite," [Online]. Available: http://pos.ixtest.sourceforge.net/