CellSs: A programming model for the cell BE architecture

Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06

Volumn , Issue , 2006, Pages

  Bellens, Pieter ^a   Perez, Josep M ^a   Badia, Rosa M ^a   Labarta, Jesus ^a  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CELL BE ARCHITECTURE; PROGRAMMING MODELS; RUNTIME LIBRARY; SOURCE COMPILERS;

CODES (SYMBOLS); DATA HANDLING; GRAPH THEORY; MATHEMATICAL MODELS; PARALLEL PROGRAMMING; PROGRAM COMPILERS;

COMPUTER ARCHITECTURE;

EID: 34548265764     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1188455.1188546     Document Type: Conference Paper

References (17)

1. BADIA, R. M., LAB ARTA, J., SIRVENT, R., PÉREZ, J. M., CELA, J. M., AND GRIMA, R. 2003. Programming grid applications with GRID superscalar. Journal of Grid Computing 1, 2, 151-170.
2. COMPUNITY, 2006. The community of OpenMP users, researchers, tool developers and provider website. http://www.compunity.org/.
3. EICHENBERGER, A., O'BRIEN, J. K., O'BRIEN, K. M., WU, P., CHEN, T., ODEN, P. H., PRENER, D. A., SHEPHERD, J. C, SO, B., SURA, Z., WANG, A., ZHANG, T., ZHAO, P., GSCHWIND, M. K., ARCHAMBAULT, R., GAO, Y., AND KOO, R. 2006. Using advanced compiler technology to exploit the performance of the cell broadband engine™architecture. IBM System Journal 45, 1, 59-84.
4. FAN, Z., QIU, F., KAUFMAN, A., AND YOAKUM-STOVER, S. 2004. GPU cluster for high performance computing. In Proceedings of SC'04, -.
5. GALOPPO, N., GOVINDARAJU, N. K., HENSON, M., AND MANOCHA, D. 2005. Lu-gpu: Efficient algorithms for solving dense linear systems on graphics hardware. In Proceedings of SC'05, -.
6. GEER, D. 2005. Chip makers turn to multicore processors. Computer 38,1, 11-13.
7. GONZALEZ, M., BALART, J., DURAN, A., MARTORELL, X., AND AYGUADÉ, E. 2004. Nanos mercurium: a research compiler for OpenMP. In Proceedings of the European Workshop on OpenMP, -.
8. GS, 2006. GRID superscalar homepage. http://www.bsc.es/grid/ grid_superscalar/.
9. HARRIS, M. J., Ill, W. V. B., SCHEUERMANN, T., AND LASTRA, A. 2003. Simulation of cloud dynamics on graphics hardware. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, 92-101.
10. HENNESSY, J. L., PATTERSON, D. A., AND GOLDBERG, D. 2002. Computer Architecture: A Quantitative Approach. Morgan Kaufmann.
11. IBM, 2006. PowerPC hosted environment for the cell broadband engine version 1.0.1. http://www.bsc.es/projects/deepcomputing/linuxoncell/ cellsimulator/ppc-cellsimulator-sdk1.0.1 .html.
12. LABARTA, J., GIRONA, S., PILLET, V., CORTES, T., AND GREG ORIS, L. 1996. DiP: A parallel program development environment. In Proceedings of the 2nd International EuroPar Conference (EuroPar 96), -.
13. MARK, W. R., GLANVILLE, R. S., AKELEY, K., AND KILGARD, M. J. 2003. Cg: a system for programming graphics hardware in a c-like language. ACM Trans. Graph 3, 22, 896-907.
14. PEREZ, J. M., BADIA, R. M., AND LABARTA, J. 2006. Scalar-aware grid superscalar. DAC technical report UPC-DAC-RR-CAP-2006-12, Universitat Politècnica de Catalunya, Computer Architecture Department, www.ac.upc.edu.
15. PHAM, D., AND AL. 2005. The design and implementation of a first-generation cell processor. In Proceedings of the 2005 IEEE International Solid-State Circuits Conference (ISSCC), 184-185.
16. YANG, T., AND GERASOULIS, A. 1991. A fast static scheduling algorithm for DAGs on an unbounded number of processors. In Proceedings of the 1991 ACM/IEEE conference on Supercomputing, -.
17. ZHAI, A., COLOHAN, C., STEFFAN, J. G., AND MOWRY, T. C. 2002. Compiler optimization of scalar value communication between speculative threads. In Proceedings ofthe ASPLOS X, 171-183.