Accelerating computing with the Cell Broadband Engine processor

Conference on Computing Frontiers - Proceedings of the 2008 Conference on Computing Frontiers, CF'08

Volumn , Issue , 2008, Pages 3-11

  Crawford, Catherine H ^a   Henning, Paul ^b   Kistler, Michael ^a   Wright, Cornell ^a  

^a IBM   (United States)

^b LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

Accelerators; Hybrid programming models

Indexed keywords

ACCELERATORS; APPLICATION EXECUTIONS; ARCHITECTURE PROCESSORS; CELL BROADBAND ENGINE ARCHITECTURES; CELL BROADBAND ENGINES; COMPUTING MODELS; COMPUTING PLATFORMS; HARDWARE IMPLEMENTATIONS; HETEROGENEOUS PROCESSORS; HIGH PERFORMANCE COMPUTING; HOST PROCESSES; HYBRID PROGRAMMING MODELS; LOS ALAMOS NATIONAL LABORATORIES; MONTE CARLO; NEW APPLICATIONS; PERFORMANCE IMPROVEMENTS; PERFORMANCE MEASUREMENTS; PROTOTYPE HARDWARES; RADIATION TRANSPORTS; SOFTWARE INFRASTRUCTURES;

APPLICATIONS; BENCHMARKING; COMPUTER ARCHITECTURE; HARDWARE; TELECOMMUNICATION SYSTEMS;

ACCELERATION;

EID: 56749165622     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1366230.1366234     Document Type: Conference Paper

References (29)

1. K. Asanovic, R. Bodik, B.C. Catanzaro, J.J. Gebis, P. Husbands, K. Keutzer, D.A. Patterson, W.L. Plishker, J. Shalf, S.W. Williams, and K. Yellick, "The Landscape of Parallel Computing Research: A View from Berkeley", Technical Report No. UCB/EECS-2006-183, Dec. 2006
2. J. Bolz, I. Farmer E. Grinspun, P. Schroder, "Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid", SIGGRAPH 2003.
3. A. Buttari, P. Luszczek, J. Kurzak, J. Dongarra, and G. Bosilca, "A Rough Guide to Scientific Computing on the PlayStation 3", Technical Report UT-CS-07-595, Innovative Computing Laboratory, University of Tennessee Knoxville, May 11, 2007.
4. A. Cantle, "Scalable Cluster-based HPC FPGA HPC System Solutions," Nallatech Whitepaper, http://www.xilinx.com/publications/ xcellonline/xcell-58/xc-pdf/p035-037-58-nallatech.pdf
5. F. Cantonnet, M. Zahran and T. El-Ghazawi, "Productivity Analysis of the UPC Language", IPDPS 2004 PMEO Workshop.
6. ClearSpeed, Accelerated HPC Clusters, http://www.clearspeed.com/ acceleration/accelhpcclusters/
7. T El-Ghazawi, W. Carlson, and J. Draper, UPC Language Specifications v1.1, October 2003.
8. A. Gholoum, E. Sprangle, J. Fang, G. Wu, Xin Zhou, "Ct: A Flexible Parallel Programming Model for Tera-scale Architectures", Intel Whitepaper, October 25, 2007
9. J. Hill, "Scientific Programming on the Cell using ALF", Technical Report from the HPCx Consortium, 2007.
10. The HPC Consortium, http://projects.hpc-consortium.net/gf/
11. IBM, The IBM Software Kit for Multicore Acceleration Version 3.0 http://www.ibm.com/chips/techlib/techlib.nsf/products/IBM-SDK-for-Multicore- Acceleration
12. IBM, "Data Communication and Synchronization Library for Hybrid-x86 Programmers Guide and API Reference", October 2007.
13. IBM, "Accelerated Library Framework for Hybrid-x86 Programmer's Guide and API Reference", October 2007
14. IBM, "Using the Single Source Compiler", IBM XL C/C++ Alpha Edition for Multicore Accelerator for Linux v0.99, http://www.ibm.com/chips/ techlib/techlib.nsf/techdocs/C609359652E175AF00257353006E8063/$file/ singlesource.pdf
15. C. R. Johns and D. A. Brokenshire, "Introduction to the Cell Broadband Engine Architecture", IBM Journal of Research and Development, Vol 51, Number 5, 2007, pp 503-520
16. J.A. Kahle, M.N. Day, H.P. Hofstee, C.R. Johns, T.R. Maeurer, and D. Shippy, "Introduction to the Cell Multiprocessor", IBM Journal of Research and Development, Vol. 49, Number 4/5, 2005, pp. 589-503.
17. J. Landman, "The Need for Acceleration Technologies to Achieve Cost-effective Supercomputing Performance for Advanced Applications", AMD White Paper, http://enterprise.amd.com/Downloads/AccComp-%20WP.pdf
18. The Message Passing Interface Standard, http://wwwunix.mcs.anl.gov/mpi/
19. Mercury Computer Systems datasheet, "Multicore Framework. Harnessing the power of the Cell/B.E. processor", Mercury Computer Systems, 2006
20. nVidia CUDA Compute Unified Device Architecture, Programming Guide, Version 0.8.2, April 2007, http://developer.download.nvidia.com/compute/cuda/0- 81/N VIDIA-CUDA-Programming-Guide-0.8.2.pdf
21. M. Ohara, H. Inoue, Y. Sohda, H. Komatsu, and T. Nakatani, "MPI microtask for programming the Cell Broadband Engine Processor", IBM System Journal, Volume 45, No. 1, pp 85-102, 2006
22. OpenMP Specifications, http://www.openmp.org/drupal/node/view/8
23. F. Petrini, G. Fossum, J. Fernandez, A.L. Varnanescu, M. Kistler and M. Perrone, "Multicore Surprises: Lessons Learned from Optimizing Sweep3D on the Cell Broadband Engine", in Parallel and Distributed Processing Symposium (IPDPS), 2007.
24. RapidMind Development Platform Product Overview, 2007, http://www.rapidmind.net/pdfs/RapidmindDatasheet.pdf
25. J.C. Spray, "Lattice QCD on the Cell Processor", MSc High Performance Computing, The University of Edinburgh, 2007.
26. D. Tarditi, S. Puri, and J. Oglesby, "Accelerator: simplified programming of graphics processing units for general purpose uses via data parallelism," Microsoft Research Technical Report MSR-TR-2005-184, December 2005.
27. Top500, The Linpack Benchmark, http://www.top500.org/project/linpack
28. Urbatsch, T. and Evans, T. "Milagro Version 2, an Implicit Monte Carlo Code for Thermal Radiative Transfer: Capabilities, Development and Usage." Los Alamos National Laboratory report LA-14195-MS, January 2005.
29. P. Wang, J. Collins, G. Chinya, H. Jiang, X. Tian, M. Girkar, L. Pearce, G-Y. Lueh, S. Yakoushkin, H. Wang, "Accelerator Exoskeleton", Intel Technical Journal, Vol 11, Issue 03, pp 185-196, August 22, 2007