Fault tolerant mechanism to improve yield in NoCs using a reconfigurable router

Proceedings of the 22nd Symposium on Integrated Circuits and Systems Design, SBCCI 2009

Volumn , Issue , 2009, Pages

  Concatto, Caroline ^a   Matos, Debora ^a   Carro, Luigi ^a   Kastensmidt, Fernanda ^a   Susin, Altamiro ^a   Cota, Erika ^a   Kreutz, Marcio ^b  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b FEDERAL UNIVERSITY OF RIO GRANDE DO NORTE   (Brazil)

Author keywords

Fault tolerance; NoC; Reconfigurable router; Reliability

Indexed keywords

COMMUNICATION INTEGRITY; COMMUNICATION PERFORMANCE; FAULT-TOLERANT MECHANISM; HAMMING CODE; LOW LATENCY; NETWORK ON CHIP; NETWORK-ON-CHIPS; NOC; ON CHIPS; RE-CONFIGURABLE; RECONFIGURABLE ROUTER; SCALE DOWN; SIMULTANEOUS USE; TRIPLE MODULAR REDUNDANCY;

BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; INTEGRATED CIRCUITS; QUALITY ASSURANCE; WIRELESS SENSOR NETWORKS;

ROUTERS;

EID: 70949092922     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1601896.1601929     Document Type: Conference Paper

References (14)

1. Flynn M.J., Hung P. Microprocessor Desing Issues: Thoughts on the Road Ahead. IEEE Micro, vol. 25, n. 3, pp. 16-31, 2005.
2. Ali M., Welzl M. and Hessler S., An efficient fault tolerant mechanism to deal with permanent and transient failures in a network on chip. International Journal on High Performance Systems Architecture, Vol. 1, No. 2, pp. 113-123, 2007.
3. Zhen Z., Greiner A., Taktak S. A Reconfigurable Routing Algorithm for Fault-Tolerant 2D-Mesh Network-on-Chip. Proceedings of the 45th annual conference on Design automation, pp. 441-446, 2008.
4. Schönwald T., Zimmermann J., Bringmann O., Rosenstiel W. Fully Adaptative Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures, 10th Euromicro Conference on Digital System Design Architecture, Methods and Tools, pp. 527-534, 2007.
5. Koibuchi M., Matsutani H., Amano H., Pinkston M. A Lightweight Fault-Tolerant Mechanism for Network-on-Chip, Second ACM/IEEE International Symposium on Networks-on-Chip, pp. 13-22, 2008.
6. Yu Q., Ampadu P. Adaptative Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment. IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, pp. 352-360, 2008.
7. Rossi D., Metra C., Nieuwland K., Katoch A., Exploiting ECC Redundancy to Minimize Crosstalk Impact, IEEE Desing & Test of Computers, vol. 222, Issue1, pp. 59-70, 2005.
8. Frantz A., Kastensmidt F., Cota E., Carro L., Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk. Proceedings International Test Conference (ITC), vol. 1, pp. 1-9, 2006.
9. Nicolaidis M., Design for soft error mitigation, IEEE Transactions on Devices and Materials Reliability, vol. 5, Issue 3, pp. 405-418, 2005.
10. Bertozzi, D. Jalabert, A. Srinivasan Murali Tamhankar, R. Stergiou, S. Benini, L. De Micheli, G., "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip", IEEE Transaction on Parallel and Distributed System, pp. 113-129, 2005.
11. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html
12. Dumitras T., Kerner S., and Marculescu R. "Towards On-Chip Fault-Tolerant Communication". Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.
13. Hon, A.D., Naeimi H.," Seven Strategies for Tolerating Highly Defective Fabrication", Proceedings of the 21st annual symposium on Integrated circuits and system design, pp. 34-39, 2008.
14. Concatto C., Matos D., Carro L., Kastensmidt F., Susin A., Kreutz M. NoC Power Optimization Using a Reconfigurable Router. IEEE Computer Society Annual Symposium on VLSI-ISVLSI, Florida, 2009.