-
1
-
-
11944274556
-
Analog circuits in ultra-deep-submicron CMOS
-
Jan.
-
A.-J. Annema, B. Nauta, R. Van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," IEEE J. Solid-State Circuits, vol.40, no.1, pp. 132-143, Jan. 2005.
-
(2005)
IEEE J. Solid-State Circuits
, vol.40
, Issue.1
, pp. 132-143
-
-
Annema, A.-J.1
Nauta, B.2
Van Langevelde, R.3
Tuinhout, H.4
-
2
-
-
0019009609
-
The behavior of flip-flops used as synchronizers and prediction of their failure rate
-
Apr.
-
H. J. M. Veendrick, "The behavior of flip-flops used as synchronizers and prediction of their failure rate," IEEE J. Solid-State Circuits, vol.SSC-15, no.2, pp. 169-176, Apr. 1980.
-
(1980)
IEEE J. Solid-State Circuits
, vol.SSC-15
, Issue.2
, pp. 169-176
-
-
Veendrick, H.J.M.1
-
3
-
-
0038494530
-
A 1.8-V 6-Bit 1.3-GHz flash ADC in 0.25- ìm CMOS
-
Jul.
-
K. Uyttenhove and M. S. J. Steyaert, "A 1.8-V 6-Bit 1.3-GHz flash ADC in 0.25- ìm CMOS," IEEE J. Solid-State Circuits, vol.38, no.7, pp. 1115-1122, Jul. 2003.
-
(2003)
IEEE J. Solid-State Circuits
, vol.38
, Issue.7
, pp. 1115-1122
-
-
Uyttenhove, K.1
Steyaert, M.S.J.2
-
4
-
-
34250717866
-
Low-power 6-bit flash ADC for high-speed data converters architectures
-
V. Ferragina, N. Ghittori, and F. Maloberti, "Low-power 6-bit flash ADC for high-speed data converters architectures," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3930-3933.
-
(2006)
Proc. IEEE Int. Symp. Circuits Syst.
, pp. 3930-3933
-
-
Ferragina, V.1
Ghittori, N.2
Maloberti, F.3
-
5
-
-
4544381394
-
A 4 GS/s flash ADC in 0.13 ìm CMOS
-
C. Paulus, H.-M. Blüthgen, M. Löw, E. Sicheneder, N. Brüls, A. Courtois, M. Tiebout, and R. Thewes, "A 4 GS/s flash ADC in 0.13 ìm CMOS," in Proc. IEEE Symp. VLSI Circuits, 2004, pp. 420-423.
-
(2004)
Proc. IEEE Symp. VLSI Circuits
, pp. 420-423
-
-
Paulus, C.1
Blüthgen, H.-M.2
Löw, M.3
Sicheneder, E.4
Brüls, N.5
Courtois, A.6
Tiebout, M.7
Thewes, R.8
-
6
-
-
2442431817
-
Offset compensation in comparators with minimum input-referred supply noise
-
May
-
K.-L. J. Wong and C.-K. K. Yang, "Offset compensation in comparators with minimum input-referred supply noise," IEEE J. Solid-State Circuits, vol.39, no.5, pp. 837-840, May 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.5
, pp. 837-840
-
-
Wong, K.-L.J.1
Yang, C.-K.K.2
-
7
-
-
23744451801
-
A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique
-
Aug.
-
Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, "A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique," IEEE J. Solid-State Circuits, vol.40, no.8, pp. 1680-1687, Aug. 2005.
-
(2005)
IEEE J. Solid-State Circuits
, vol.40
, Issue.8
, pp. 1680-1687
-
-
Okaniwa, Y.1
Tamura, H.2
Kibune, M.3
Yamazaki, D.4
Cheung, T.-S.5
Ogawa, J.6
Tzartzanis, N.7
Walker, W.W.8
Kuroda, T.9
-
8
-
-
0038236520
-
1-V CMOS comparator for programmable analog rank-order extractor
-
May
-
Y.-C. Hung and B.-D. Liu, "1-V CMOS comparator for programmable analog rank-order extractor," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.50, no.5, pp. 673-677, May 2000.
-
(2000)
IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.
, vol.50
, Issue.5
, pp. 673-677
-
-
Hung, Y.-C.1
Liu, B.-D.2
-
9
-
-
3042778488
-
Yield and speed optimization of a latch-type voltage sense amplifier
-
Jul.
-
B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," IEEE J. Solid-State Circuits, vol.39, no.7, pp. 1148-1158, Jul. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.7
, pp. 1148-1158
-
-
Wicht, B.1
Nirschl, T.2
Schmitt-Landsiedel, D.3
-
10
-
-
0027576335
-
A currentcontrolled latch sense amplifier and a static power-saving input buffer for low-power architecture
-
Apr.
-
T. Kobayashi, K. Nogami, T. Shiroto, and Y. Fujimoto, "A currentcontrolled latch sense amplifier and a static power-saving input buffer for low-power architecture," IEEE J. Solid-State Circuits, vol.28, no.4, pp. 523-527, Apr. 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, Issue.4
, pp. 523-527
-
-
Kobayashi, T.1
Nogami, K.2
Shiroto, T.3
Fujimoto, Y.4
-
11
-
-
34548852188
-
A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time
-
D. Schinkel, E. Mensink, E. Klumpernik, E. Van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time," in Proc. IEEE ISSCC, 2007, pp. 314-315.
-
(2007)
Proc. IEEE ISSCC
, pp. 314-315
-
-
Schinkel, D.1
Mensink, E.2
Klumpernik, E.3
Van Tuijl, E.4
Nauta, B.5
-
12
-
-
34548827958
-
A 0.12 ìm CMOS comparator requiring 0.5 v at 600 MHz and 1.5 v at 6 GHz
-
B. Goll and H. Zimmermann, "A 0.12 ìm CMOS comparator requiring 0.5 V at 600 MHz and 1.5 V at 6 GHz," in Proc. IEEE ISSCC, 2007, pp. 316-317.
-
(2007)
Proc. IEEE ISSCC
, pp. 316-317
-
-
Goll, B.1
Zimmermann, H.2
-
13
-
-
44849122717
-
A clocked, regenerative comparator in 0.12 ìm CMOS with tuneable sensitivity
-
B. Goll and H. Zimmermann, "A clocked, regenerative comparator in 0.12 ìm CMOS with tuneable sensitivity," in Proc. ESSCIRC, 2007, pp. 408-411.
-
(2007)
Proc. ESSCIRC
, pp. 408-411
-
-
Goll, B.1
Zimmermann, H.2
-
14
-
-
70349292806
-
A 65 nm CMOS comparator with modified latch to achieve 7 GHz/1.3 mW at 1.2 v and 700 MHz/47 ìW at 0.6 v
-
B. Goll and H. Zimmermann, "A 65 nm CMOS comparator with modified latch to achieve 7 GHz/1.3 mW at 1.2 V and 700 MHz/47 ìW at 0.6 V," in Proc. IEEE ISSCC, 2009, pp. 328-329.
-
(2009)
Proc. IEEE ISSCC
, pp. 328-329
-
-
Goll, B.1
Zimmermann, H.2
|