1-V CMOS comparator for programmable analog rank-order extractor

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 50, Issue 5, 2003, Pages 673-677

  Hung, Yu Cherng ^a   Liu, Bin Da ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Comparator; Low voltage circuit; Rank order extractor

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT MANUFACTURE; VOLTAGE MEASUREMENT;

LOW VOLTAGE CIRCUIT; PROGRAMMABLE ANALOG RANK ORDER EXTRACTOR;

COMPARATOR CIRCUITS;

EID: 0038236520     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.811025     Document Type: Article

References (16)

1. (2002) The International Technology Roadmap for Semiconductors 2002 Update. Semiconductor Industry Association., San José, CA, [Online]. Available: http://public.itrs.net/
2. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-608, May 1999.
3. M. Waltari and K. A. I. Halonen, "1-V 9-bit pipelined switched-opamp ADC," IEEE J. Solid-State Circuits, vol. 36, pp. 129-134, Jan. 2001.
4. J. Terada, Y. Matsuya, F. Morisawa, and Y. Kado, "8-mW, 1-V, 100-MSPS, 6-bit A/D converter using transconductance latched comparator," in Proc. IEEE 2nd AP-ASIC '00, Cheju, South Korea, Aug. 2000, pp. 53-56.
5. A. Yukawa, "A CMOS 8-bit high-speed A/D converter IC," IEEE J. Solid-State Circuits, vol. SC-20, pp. 775-779, June 1985.
6. C. J. B. Fayomi, G. W. Roberts, and M. Sawan, "A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18-μm CMOS technology," in Proc. ISCAS '01, Sydney, Australia, May 2001, pp. 460-463.
7. P. Rombouts, W. D. Wilde, and L. Weyten, "A 13.5-b 1.2-V micropower extended counting A/D converter," IEEE J. Solid-State Circuits, vol. 36, pp. 176-183, Feb. 2001.
8. B. Razavi and B. A. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, pp. 1916-1926, Dec. 1992.
9. P. Cusinato, M. Bruccoleri, D. D. Caviglia, and M. Valle, "Analysis of the behavior of a dynamic latch comparator," IEEE Trans. Circuit Syst. I, vol. 45, pp. 294-298, Mar. 1998.
10. Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda, and K. Itoh, "An experimental 1.5-V 64-Mb DRAM," IEEE J. Solid-State Circuits, vol. 26, pp. 465-472, Apr. 1991.
11. J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," IEEE J. Solid-State Circuits, vol. 29, pp. 936-942, Aug. 1994.
12. I. Opris, "Analog rank extractors," IEEE Trans. Circuit Syst. I, vol. 44, pp. 1114-1121, Dec. 1997.
13. U. Cilingiroglu, "A sampled-analog rank-order-filter architecture," in Proc. IEEE 8th Int. Conf. Electronics, Circuits and Systems, Malta, Malta, Sept. 2001, pp. 173-176.
14. S. Siskos, S. Vlassis, and I. Pitas, "Analog implementation of an order-statistics filter," IEEE Trans. Circuit Syst. I, vol. 46, pp. 1296-1300, Oct. 1999.
15. G. Fikos, S. Vlassis, and S. Siskos, "High-speed, accurate analogue CMOS rank filter," Electron. Lett., vol. 36, pp. 593-594, 2000.
16. B. P. Tan and D. M. Wilson, "Semiparallel rank order filtering in analog VLSI," IEEE Trans. Circuit Syst. II, vol. 48, pp. 198-205, Feb. 2001.