Godson-t: An efficient many-core architecture for parallel program executions

Journal of Computer Science and Technology

Volumn 24, Issue 6, 2009, Pages 1061-1073

  Fan, Dong Rui ^a   Yuan, Nan ^a   Zhang, Jun Chao ^a   Zhou, Yong Bin ^a   Lin, Wei ^a   Song, Feng Long ^a   Ye, Xiao Chun ^a   Huang, He ^a   Yu, Lei ^a   Long, Guo Ping ^a   Zhang, Hao ^a   Liu, Lei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Data communication; Many core; Multithread; Parallel computing; Runtime system; Thread synchronization

Indexed keywords

DATA-COMMUNICATION; MANY-CORE; MULTI-THREAD; PARALLEL COMPUTING; RUNTIME SYSTEMS; THREAD SYNCHRONIZATION;

COMPUTER SCIENCE; CONVOLUTIONAL CODES; DATA TRANSFER; MULTITASKING; PARALLEL ARCHITECTURES; SIMULATORS; SYNCHRONIZATION;

COMPUTATIONAL EFFICIENCY;

EID: 70450170935     PISSN: 10009000     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11390-009-9295-3     Document Type: Article

References (38)

1. Asanovic K et al. The landscape of parallel computing research: A view from Berkeley. Technical Report No.UCB/EECS-2006-183, University of California, Berkeley, December 18, 2006.
2. EA Lee 2006 The problem with threads Computer 39 5 33 42 10.1109/MC.2006.180 (Pubitemid 43786509)
3. B Cantrill J Bonwick 2008 Real-world concurrency ACM Queue 6 5 16 25 10.1145/1454456.1454462
4. Adve S V, Adve V S et al. Parallel computing research at Illinois: The UPCRC agenda. Technical Report, University of Illinois at Urbana-Champaign, November 2008.
5. Yuan N, Yu L, Fan D. An efficient and flexible task management for many-core architectures. In Proc. Workshop on Software and Hardware Challenges of Manycore Platforms, in Conjunction with the 35th International Symposium on Computer Architecture (ISCA-35), Beijing, China, June 22-26, 2008, pp.1-17.
6. RD Blumofe CE Leiserson 1999 Scheduling multithreaded computations by work stealing Journal of the ACM 46 5 720 748 1065.68504 10.1145/324133.324234 1747653
7. Palatin P, Lhuillier Y, Temam O. CAPSULE: Hardware-assisted parallel execution of component-based programs. In Proc. the 39th Annual IEEE/ACM International Symposium on Micro-Architecture, Washington, DC, USA: IEEE Computer Society, Dec. 9-13, 2006, pp.247-258.
8. Villa O, Palermo G, Silvano C. Efficiency and scalability of barrier synchronization on NoC based many-core architecture. In Proc. CASES 2008, Atlanta, USA, Oct. 19-24, 2008, pp.81-90.
9. Carlson W W, Draper J M et al. Introduction to UPC and language specification. Technical Report No. CCS-TR-99-157, University of California, Berkeley, 1999.
10. RW Numrich J Reid 1998 Co-array Fortran for parallel programming SIGPLAN Fortran Forum 17 2 1 31 10.1145/289918.289920
11. K Yelick L Semenzato, et al. 1998 Titanium: A high-performance Java dialect Concurrency: Practice and Experience 10 11-13 825 836 10.1002/(SICI)1096-9128(199809/11)10:11/13<825::AID-CPE383>3.0.CO;2-H
12. Fatahalian K, Horn D R et al. Sequoia: Programming the memory hierarchy. In Proc. the 2006 ACM/IEEE Conference on Supercomputing, Tampa, Florida, Nov. 11-17, 2006, pp.83-95.
13. Bikshandi G, Guo J et al. Programming for parallelism and locality with hierarchically tiled arrays. In Proc. the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, New York, USA, March 29-31, 2006, pp.48-57.
14. Mellor-Crummey J M, Scott M L. Synchronization without contention. In Proc. Architectural Support for Programming Languages and Operating Systems, Santa Clara, USA, April 8-11, 1991, pp.269-278.
15. Alverson R, Callahan D et al. The Tera computer system. In Proc. the 4th Int. Conf. Supercomputing, Amsterdam, The Netherlands, June 11-15, 1990, pp.1-6.
16. Zhu W, Sreedhar V C et al. Synchronization state buffer: Supporting efficient fine-grain synchronization on many-core architectures. In Proc. the 34th Annual International Symposium on Computer Architecture, San Diego, USA, June 9-13, 2007, pp.35-45.
17. Woo S C, Ohara M et al. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. the 22nd Annual International Symposium on Computer Architecture, Santa Margnerita Ligure, Italy, June 22-24, 1995, pp.24-36.
18. Y Fu Q Yang, et al. 2004 Exploiting the kernel trick to correlate fragment ions for peptide identification via tandem mass spectrometry Bioinformatics 20 1 1948 1954 10.1093/bioinformatics/bth186 (Pubitemid 39199057)
19. S Altschul T Madden A Schaffer, et al. 1997 Gapped Blast and Psi-Blast: A new generation of protein database search programs Nucleic Acids Research 25 17 3389 3402 10.1093/nar/25.17.3389 (Pubitemid 27359211)
20. S Kumar D Jiang, et al. 1999 Evaluating synchronization on shared address space multiprocessors: Methodology and performance ACM SIGMETRICS Performance Evaluation Review (SIGMETRICS 1999) 27 1 23 34 10.1145/301464.301477
21. J Feo 1988 An analysis of the computational and parallel complexity of the Livermore loops Parallel Computing 7 2 163 185 0651.65033 10.1016/0167-8191(88)90037-3 (Pubitemid 18648054)
22. Yuan N, Zhou Y et al. High performance matrix multiplication on many cores. In Proc. European Conference on Parallel and Distributed Computing (Euro-Par), Delft, The Netherlands, Aug. 25-28, 2009, pp.948-959.
23. Volkov V, Demmel J W. Benchmarking GPUs to tune dense linear algebra. In Proc. 2008 ACM/IEEE Conf. Supercomputing (SC 2008), Austin, USA, Now. 15-21, IEEE Press, 2008, pp.1-11.
24. Chen L, Hu Z et al. Optimizing fast Fourier transform on a multi-core architecture. In Proc. IEEE International Parallel and Distributed Processing Symposium, Long Beach, USA, March 26-30, 2007, pp.1-8.
25. Hu Z, Cuvillo J et al. Optimization of dense matrix multiplication on IBM Cyclops-64: Challenges and experiences. In Proc. Euro-Par 2006, Dresden, Germany, August 28-September 1, pp.134-144.
26. Govindaraju N K et al. High performance discrete Fourier transforms on graphics processors. In Proc. the 2008 ACM/IEEE Conference on Supercomputing (SC2008), Austin, USA, Nov. 15-21, 2008, pp.13-24.
27. Williams S, Shalf J et al. The potential of the cell processor for scientific computing. In Proc. CF'06, Ischia, Italy, May 3-5, 2006, pp.9-20.
28. GR Gao V Sarkar 2000 Location consistency - A new memory model and cache consistency protocol IEEE Transactions on Computers 49 8 798 813 10.1109/12.868026 (Pubitemid 30927304)
29. Shen X et al. Commit-reconcile & fences (CRF): A new memory model for architects and compiler writers. In Proc. the 26th Annual International Symposium on Computer Architecture, Atlanta, USA, May 2-4, 1999, pp.150-161.
30. Lftode L et al. Scope consistency: A bridge between release consistency and entry consistency. In Proc. the Eighth Annual ACM Symposium on Parallel Algorithms and Architectures, Padua, Italy, June 24-26, 1996, pp.277-287.
31. Ceze L, Tuck J et al. BulkSC: Bulk enforcement of sequential consistency. In Proc. the 34th Annual International Symposium on Computer Architecture, San Diego, USA, June 9-13, 2007, pp.278-289.
32. Hofstee P. Power efficient architecture and the cell processor. In Proc. HPCA-11, San Francisco, USA, February 12-16, 2005, pp.258-262.
33. G Almasi C Cascaval, et al. 2003 Dissecting cyclops: A detailed analysis of a multithreaded architecture ACM SIGARCH Computer Architecture News 31 1 26 38 10.1145/773365.773369
34. E Lindholm, et al. 2008 NVIDIA Tesla: A unified graphics and computing architecture IEEE Micro 28 2 39 55 10.1109/MM.2008.31 (Pubitemid 351796170)
35. Mellor-Crummey, J M, Scott M L. Synchronization without contention. In Proc. Architectural Support for Programming Languages and Operating Systems, Santa Clara, USA, April 8-11, 1991, pp.269-278.
36. Keckler S W et al. Exploiting fine-grain thread level parallelism on the MIT multi-alu processor. In Proc. the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, June 27-July 1, 1998, pp.306-317.
37. Sampson J, Gonzalez R. Exploiting fine-grained data parallelism with chip multiprocessors and fast barriers. In Proc. the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Orlando, USA, Dec. 9-13, 2006, pp.235-246.
38. Villa O et al. Efficiency and scalability of barrier synchronization on NoC based many-core architecture. In Proc. CASES 2008, Atlanta, USA, October 19-24, 2008, pp.81-90.