Optimization of dense matrix multiplication on IBM cyclops-64: Challenges and experiences

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4128 LNCS, Issue , 2006, Pages 134-144

  Hu, Ziang ^a   Del Cuvillo, Juan ^a   Zhu, Weirong ^a   Gao, Guang R ^a  

^a UNIVERSITY OF DELAWARE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SCIENCE; MICROPROCESSOR CHIPS; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

CHIP ARCHITECTURE; MATRIX MULTIPLICATION; MEMORY HIERARCHY; SHARED MEMORY ARCHITECTURE;

MATRIX ALGEBRA;

EID: 33750004191     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11823285_14     Document Type: Conference Paper

References (30)

1. Denneau, M., Warren, Jr., H.S.: 64-bit Cyclops principles of operation part I. Technical report, IBM Watson Research Center, Yorktown Heights, NY (2005)
2. Denneau, M., Warren, Jr., H.S.: 64-bit Cyclops principles of operation part II: Memory organization, the A-switch, and SPRs. Technical report, IBM Watson Research Center, Yorktown Heights, NY (2005)
3. Almagor, L., Cooper, K.D., AI., E.: Finding effective compilation sequences. In: LCTES'04, Wahsington, DC, USA (2004)
4. Wolf, M.E., Maydan, D.E., Chen, D.K.: Combining loop transformations considering caches and scheduling. In: Proceedings of the 29th Annual International Symposium on Microarchitecture, Paris, IEEE-CS TC-MICRO and ACM SIGMICRO (1996) 274-286
5. del Cuvillo, J., Zhu, W., Hu, Z., Gao, G.R.: Fast: A functionally accurate simulation toolset for the cyclops-64 cellular architecture. In: Workshop on Modeling, Benchmarking and Simulation (MoBS'05) of ISCA'05, Madison, Wisconsin (2005)
6. Allen, R., Kennedy, K.: Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kauffmann Publishers (2001)
7. Wolf, M.E., Lam, M.S.: A data locality optimizing algorithm. In: Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, Toronto, Ontario (1991) 30-44
8. SIGPLAN Notices, 26(6), June 1991.
9. Carr, S., McKinley, K.S., Tseng, C.W.: Compiler optimizations for improving data locality. In: Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, ACM SIGARCH, SIGOPS, SIGPLAN, and the IEEE Computer Society (1994) 252-262
10. Computer Architecture News, 22, October 1994;
11. Operating Systems Review, 28(5), December 1994;
12. SIGPLAN Notices, 29(11), November 1994.
13. Anderson, J.M., Lam, M.S.: Global optimizations for parallelism and locality on scalable parallel machines. In: Proceedings of the ACM SIGPLAN '93 Conference on Programming Language Design and Implementation, Albuquerque, New Mexico (1993) 112-125
14. SIGPLAN Notices, 28(6), June 1993.
15. Wolfe, M.J.: High Performance Compilers for Parallel Computing. Addison-Wesley Longman Publishing, Boston, MA (1995)
16. Lim, A.W., Lam, M.S.: Maximizing parallelism and minimizing synchronization with affine transforms. In: Conference Record of POPL'97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, Paris (1997) 201-214
17. Wolfe, M.: Iteration space tiling for memory hierarchies. (SIAM) Parallel Processing for Scientific Computing (1987) 36-361
18. Andonov, R., Bourzoufi, H., Rajopadhye, S.: Two-dimensional orthogonal tiling: from theory to pratice. In: HiPC 1996, Trivandrum, India (1996)
19. Xue, J.: Loop Tiling for Parallelism. Kluwer Academic Publishers (2000)
20. Calder, B., Krintz, C., John, S., Austin, T.: Cache-conscious data placement. In: Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, ACM SIGARCH, SIGOPS, SIGPLAN, and the IEEE Computer Society (1998) 139-149
21. Computer Architecture News, 26, October 1998;
22. Operating Systems Review, 32(5), December 1998;
23. SIGPLAN Notices, 33(11), November 1998.
24. Ding, C., Kennedy, K.: Improving cache performance in dynamic applications through data and computation reorganization at run time. [22] 229-241 SIGPLAN Notices, 34(5), May 1999.
25. Kennedy, K., Kremer, U.: Automatic data layout for distributed memory machines. ACM Transactions on Programming Languages and Systems 20(4) (1998)
26. Chilimbi, T.M., Davidson, B., Larus, J.R.: Cache-conscious structure definition. [22] 13-24 SIGPLAN Notices, 34(5), May 1999.
27. N.Gloy, Smith, M.D.: Procedure placement using temporal-ordering information. ACM Transactions on Programming Languages and Systems 21(5) (1999)
28. Ding, C., Kennedy, K.: Improving effective bandwidth through compiler enhancement of global cache reuse. Parallel and Distributed Computing 64(1) (2004)
29. Ding, C., Orlovich, M.: The potential of computation regrouping for improving locality. In: Super-Computing 2004, Pittsburgh, PA. (2004)
30. Proceedings of the ACM SIGPLAN '99 Conference on Programming Language Design and Implementation. In: Proceedings of the ACM SIGPLAN '99 Conference on Programming Language Design and Implementation, Atlanta, Georgia (1999) SIGPLAN Notices, 34(5), May 1999.