Adaptive blocker rejection continuous-time ∑Δ ADC for mobile wiMAX applications

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 10, 2009, Pages 2766-2779

  Kim, Hyungseok ^a   Lee, Junghan ^a   Copani, Tino ^a   Bazarjani, Seyfi ^b   Kiaei, Sayfe ^a   Bakkaloglu, Bertan ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

^b QUALCOMM INC   (United States)

Author keywords

Adaptive blocker rejection; Analog to digital conversion; Continuous time ADC; WiMAX

Indexed keywords

ADAPTIVE BLOCKER REJECTION; ADJACENT CHANNELS; ANALOG TO DIGITAL CONVERTERS; BASE BANDS; CHANNEL FILTERING; CMOS TECHNOLOGY; CONTINUOUS TIME; DYNAMIC RANGE; ERROR VECTOR MAGNITUDE; IEEE 802.16E; LOOP FILTER; MOBILE WIMAX; QAM SIGNALS; RECEIVER CHANNELS; SIGMA-DELTA; SIGNAL BANDWIDTH; SILICON AREA; WIDE-BAND;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; INTEROPERABILITY; TIME VARYING SYSTEMS; TRANSIENT ANALYSIS; WIMAX;

MULTICARRIER MODULATION;

EID: 70350614441     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2028053     Document Type: Article

References (26)

1. "Mobile WiMAX-Part I: A Technical Overview and Performance Evaluation," WiMAX Forum, 2006.
2. J.-H. C. Zhan, B. R. Carlton, and S. S. Taylor, "A broadband low-cost direct-conversion receiver front-end in 90 nm CMOS," IEEE J. Solid- State Circuits, vol.43, no.5, pp. 1132-1137, May 2008.
3. M. Locher et al., "A versatile, low-power, high performance BiCMOS MIMO/diversity direct conversion transceiver IC for WiBro/WiMAX (802.16e)," IEEE J. Solid-State Circuits, vol.43, no.8, pp. 1731-1740, Aug. 2008.
4. H.-C. Chen, T. Wang, and S.-S. Lu, "A 5-6 GHz 1-V CMOS directconversion receiver with an integrated quadrature coupler," IEEE J. Solid-State Circuits, vol.42, no.9, pp. 1963-1975, Sep. 2007.
5. H. Darabi, "A blocker filtering technique for wireless receivers," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 84-85.
6. A. Yoshizawa and Y. Tsividis, "A channel-select filter with agile blocker detection and adaptive power dissipation," IEEE J. Solid-State Circuits, vol.42, no.5, pp. 1090-1099, May 2007.
7. O. Oliaei, P. Clément, and P. Gorisse, "A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EGDE," IEEE J. Solid-State Circuits, vol.37, no.1, pp. 2-10, Jan. 2002.
8. Y. L. Guillou et al., "Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous- time σδ ADC," IEEE J. Solid-State Circuits, vol.40, no.2, pp. 403-411, Feb. 2005.
9. D. Garrity et al., "A single analog-to-digital converter that converts two separate channels (I and Q) in a broadband radio receiver," IEEE J. Solid-State Circuits, vol.43, no.6, pp. 1458-1469, Jun. 2008.
10. K. Philips et al., "A continuous-time σδ ADC with increased immunity to interferers," IEEE J. Solid-State Circuits, vol.39, no.12, pp. 2170-2178, Dec. 2004.
11. T. Yamamoto, M. Kasahara, and T. Matsuura, "A 63 mW 112/94 dB DR IF bandpass-modulator with direct feed-forward compensation and double sampling," IEEE J. Solid-State Circuits, vol.43, no.8, pp. 1783-1794, Aug. 2008.
12. P. Malla et al., "A 28mWspectrum-sensing reconfigurable 20 MHz 72 dB-SNR 70 dB-SNDR DTσδ ADC for 802.11n/WiMAX receivers," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 496-497.
13. Part 16: Air Interface for Fixed and Mobile BroadbandWireless Access Systems Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands. IEEE 802.16e-2005, 2005.
14. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice- Hall, 1998.
15. T. Burger and Q. Huang, "A 13.5-mW 185-Msample/s- modulator for UMTS/GSM dual-standard IF reception," IEEE J. Solid-State Circuits, vol.36, no.12, pp. 1868-1878, Dec. 2001.
16. F. Muñoz, K. Philips, and A. Torralba, "A 4.7 mW 89.5 dB DR CT complexσδ ADC with built-in LPF," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 500-501.
17. G. Mitteregger et al., "A 20-mW 640-MHz CMOS continuous- timeσδ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol.41, no.12, pp. 2641-2649, Dec. 2006.
18. K. Falakshahi, C.-K. K. Yang, and B. A.Wooley, "A 14-bit, 10-Msamples/ s D/A converter using multibit σδ modulation," IEEE J. Solid- State Circuits, vol.34, no.5, pp. 607-615, May 1999.
19. L. Luh, J. Choma, and J. Draper, "A high-speed fully differential current switch," IEEE Trans. Circuits Syst. II, vol.47, no.4, pp. 358-363, Apr. 2000.
20. R. E. Radke, A. Eshraghi, and T. S. Fiez, "A 14-bit current-mode σδ DAC based upon rotated data weighted averaging," IEEE J. Solid-State Circuits, vol.35, no.8, pp. 1074-1084, Aug. 2000.
21. Z. Li and T. S. Fiez, "A 14 bit continuous-time delta-sigma A/D modulator with 2.5 MHz signal bandwidth," IEEE J. Solid-State Circuits, vol.42, no.9, pp. 1873-1883, Sep. 2007.
22. Y.-S. Shu, B.-S. Song, and K. Bacrania, "A 65 nm CMOS CT σδ modulator with 81 dB DR and 8 MHz BW auto-tuned by pulse injection," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 500-501.
23. M. Z. Straayer and M. Perrott, "A 12-bit, 10-MHz bandwidth, continuous- timeσδ ADC with a 5-bit, 950-MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 805-814, Apr. 2008.
24. W. Yang et al., "A 100 mW 10 MHz-BW CT σδ modulator with 87 dB DR and 91 dBc IMD," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 498-499.
25. V. Dhanasekaran et al., "A 20MHzBW68 dB DR CTσδADC based on a multi-bit time-domain quantizer and feedback element," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 174-175.
26. M. Park and M. Perrott, "A 0.13 mm CMOS 78 dB SNDR 87 mW 20 MHz BW CTσδ ADC with VCO-based integrator and quantizer," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 170-171.