A channel-select filter with agile blocker detection and adaptive power dissipation

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 5, 2007, Pages 1090-1099

  Yoshizawa, Atsushi ^a,b   Tsividis, Yannis ^a,c  

^a IEEE   (Japan)

^b SONY CORPORATION   (Japan)

^c Department of Earth and Environmental Sciences   (United States)

Author keywords

Active AC filters; Adaptive IIP3; Adaptive power dissipation; Blocker detection; Cascode Miller compensation; Dynamic biasing; Feed forward compensation; Opamp RC filter

Indexed keywords

ADAPTIVE POWER DISSIPATION; BLOCKER DETECTION; CASCODE MILLER COMPENSATION; FEED FORWARD COMPENSATION;

ACTIVE FILTERS; COMMUNICATION CHANNELS (INFORMATION THEORY); ELECTRIC POWER UTILIZATION; OPERATIONAL AMPLIFIERS; POWER AMPLIFIERS; SIGNAL DETECTION; SIGNAL RECEIVERS;

LOW PASS FILTERS;

EID: 34247393252     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.894825     Document Type: Conference Paper

References (16)

1. RF System Scenarios Technical Report, 3G TR 25.942 2.1.3 (2000-03), 3rd Generation Partnership Project, 3GPP TS 25.101 V5.4.0 (2002-9).
2. UE Radio Transmission and Reception (FDD) Technical Specification 3rd Generation Partnership Project, 3GPP TS 25.101 V5.4.0 (2002-9).
3. N. Krishnapura and Y. Tsividis, "Noise and power reduction in filters through the use of adjustable biasing." IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1912-1020, Dec. 2001.
4. F. Behbahani, A. Karimi-Sanjaani, W. Tan, A. Roithmeier, J. Leete, K. Hoshino, and A. Abidi, "Adaptive analog IF signal processor for a wideband CMOS wireless receiver," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1205-1217, Aug. 2001.
5. M. Ozgun, Y. Tsividis, and G. Burra, "Dynamically power-optimized channel-select filter for zero-IF GSM," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 504-505.
6. Y. Tsividis, N. Krishnapura, Y. Palaskas, and L. Toth, "Internally varying analog circuits minimize power dissipation," IEEE Circuits Devices Mag., vol. 19, no. 1, pp. 63-72, Jan. 2003.
7. R. G. Meyer, "Low-power monolithic RF peak detector analysis," IEEE J. Solid-State Circuits, vol. 30, no. 1, pp. 65-67, Jan. 1995.
8. R. Hogervorst et al., "A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries," in IEEE ISSCC Dig. Tech. Papers, Feb. 1994, pp. 244-245.
9. R. Hogervorst and J. Huijsing, Design of Low-Voltage, Low-Power Operational Amplifier Cells. Norwell, MA: Kluwer, 1996.
10. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," JEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 629-633, Dec. 1983.
11. P. R. Gray and R. G. Meyer, "MOS operational amplifier design - A tutorial overview," IEEE J. Solid-State Circuits, vol. 17, no. 6, pp. 969-982, Dec. 1982.
12. S. Narayanan, "Application of Volterra series to intermodulation distortion analysis of transistor feedback amplifiers," IEEE Trans. Circuit Theory, vol. 17, no. 4, pp. 518-527, Nov. 1970.
13. R. G. Meyer, M. J. Shensa, and R. Eschenbach, "Cross modulation and intermodulation in amplifiers at high frequencies," IEEE J. Solid-State Circuits, vol. SC-7, no. 1, pp. 16-23, Feb. 1972.
14. W. Sansen, "Distortion in elementary transistor circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 46, no. 3, pp. 315-325, Mar. 1999.
15. A. Yoshizawa, "Dynamically biased filters with high linearity," Ph.D. dissertation, Dept. Electr. Eng., Columbia Univ., New York, 2007.
16. M. Banu, J. M. Khoury, and Y. Tsividis, "Fully differential operational amplifiers with accurate output balancing," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1410-1414, Dec. 1988.