Compiler-directed scratchpad memory management via graph coloring

Transactions on Architecture and Code Optimization

Volumn 6, Issue 3, 2009, Pages

  Li, Lian ^a   Feng, Hui ^a   Xue, Jingling ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Graph coloring; Live range splitting; Memory allocation; Memory coloring; Register coalescing; Scratchpad memory; Software managed cache

Indexed keywords

GRAPH COLORING; LIVE RANGE SPLITTING; MEMORY ALLOCATION; MEMORY COLORING; REGISTER COALESCING; SCRATCHPAD MEMORY; SOFTWARE-MANAGED CACHE;

BENCHMARKING; COLORING; DATA TRANSFER; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; FLOCCULATION; PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

CACHE MEMORY;

EID: 70350121632     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1582710.1582711     Document Type: Article

References (26)

1. APPEL, A. W. AND GEORGE, L. 2001. Optimal spilling for CISC machines with few registers. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'01). ACM, New York, 243-253.
2. AVISSAR, O., BARUA, R., AND STEWART, D. 2002. An optimal memory allocation scheme for scratchpad- based embedded systems. Trans. Embed. Comput. Syst. 1, 1, 6-26.
3. BRIGGS, P., COOPER, K. D., AND TORCZON, L. 1994. Improvements to graph coloring register allocation. ACM Trans. Program. Lang. Syst. 16, 3, 428-455.
4. CHAITIN, G. J. 1982. Register allocation & spilling via graph coloring. In Proceedings of the SIGPLAN Symposium on Compiler Construction (SIGPLAN'82). ACM, New York, 98-101.
5. CHOW, F. C. AND HENNESSY, J. L. 1990. The priority-based coloring approach to register allocation. ACM Trans. Program. Lang. Syst. 12, 4, 501-536.
6. COOPER, K. D. AND HARVEY, T. J. 1998. Compiler-controlled memory. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII). ACM, New York, 2-11.
7. GENIUS, D. 1998. Handling cross interferences by cyclic cache line coloring. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT'98). IEEE, Los Alamitos, CA, 112.
8. GEORGE, L. AND APPEL, A.W. 1996. Iterated register coalescing. ACMTrans. Program. Lang. Syst. 18, 3, 300-324.
9. HISER, J. D. AND DAVIDSON, J. W. 2004. Embarc: An efficient memory bank assignment algorithm for retargetable compilers. In Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools (LCTES'04). ACM, New York, 182-191.
10. KANDEMIR, M., RAMANUJAM, J., IRWIN, J., VIJAYKRISHNAN, N., KADAYIF, I., AND PARIKH, A. 2001. Dynamic management of scratch-pad memory space. In Proceedings of the 38th Annual Conference on Design Automation (DAC'01). ACM, New York, 690-695.
11. KAPASI, U., DALLY, W. J., RIXNER, S., OWENS, J. D., AND KHAILANY, B. 2002. The imagine stream processor. In Proceedings IEEE International Conference on Computer Design. IEEE, Los Alamitos, CA, 282-288.
12. LI, L., GAO, L., AND XUE, J. 2005. Memory coloring: A compiler approach for scratch-pad memory management. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05). IEEE, Los Alamitos, CA, 329-338.
13. LUEH, G.-Y., GROSS, T., AND ADL-TABATABAI, A.-R. 2000. Fusion-based register allocation. ACM Trans. Program. Lang. Syst. 22, 3, 431-470.
14. PANDA, P. R., DUTT, N. D., AND NICOLAU, A. 1997a. Architectural exploration and optimization of local memory in embedded systems. In Proceedings of the 10th International Symposium on System Synthesis (ISSS'97). IEEE, Los Alamitos, CA, 90-97.
15. PANDA, P. R., DUTT, N. D., AND NICOLAU, A. 1997b. Efficient utilization of scratch-pad memory in embedded processor applications. In Proceedings of the European Conference on Design and Test. IEEE, Los Alamitos, CA, 7.
16. PANDA, P. R.,DUTT, N. D., ANDNICOLAU, A. 2000. On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACMTrans. Design Autom. Electr. Syst. 5, 3, 682-704.
17. PARK, J. AND MOON, S.-M. 2004. Optimistic register coalescing. ACM Trans. Program. Lang. Syst. 26, 4, 735-765.
18. RAVINDRAN, R. A., NAGARKAR, P. D., DASIKA, G. S., MARSMAN, E. D., SENGER, R. M., MAHLKE, S. A., AND BROWN, R. B. 2005. Compiler managed dynamic instruction placement in a low-power code cache. In Proceedings of the 3rd IEEE/ACM International Symposium on Code Generation and Optimization (CGO'03). IEEE, Los Alamitos, CA, 179-190.
19. SJ̈ODIN, J. AND VON PLATEN, C. 2001. Storage allocation for embedded processors. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'01). ACM, New York, 15-23.
20. SMITH, M. D., RAMSEY, N., AND HOLLOWAY, G. 2004. A generalized algorithm for graph coloring register allocation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'04). ACM, New York, 277-288.
21. STEINKE, S., WEHMEYER, L., LEE, B., AND MARWEDEL, P. 2002. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'02). IEEE, Los Alamitos, CA, 409.
22. UDAYAKUMARAN, S., DOMINGUEZ, A., AND BARUA, R. 2006. Dynamic allocation for scratch-pad memory using compile-time decisions. Trans. Embed. Comput. Syst. 5, 2, 472-511.
23. VERMA, M., WEHMEYER, L., AND MARWEDEL, P. 2004a. Cache-aware scratch-pad allocation algorithm. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04). IEEE, Los Alamitos, CA, 21264.
24. VERMA, M., WEHMEYER, L., AND MARWEDEL, P. 2004b. Dynamic overlay of scratch-pad memory for energy minimization. In Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'04). ACM, New York, 104-109.
25. WOLFE, M. 1989. Iteration space tiling for memory hierarchies. In Proceedings of the 3rd SIAM Conference on Parallel Processing for Scientific Computing. Society for Industrial and Applied Mathematics, Philadelphia, 357-361.
26. XUE, J. 2000. A Loop Tiling Theory for Optimizing Compilers. Kluwer Academic Publishers, The Netherlands.