Handling cross interferences by cyclic cache line coloring

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 112-117

  Genius, Daniela ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY;

ASSOCIATIVITY; CROSS INTERFERENCE; CYCLIC GRAPH; MEMORY MAPPING; REGISTER ALLOCATION; UNIFORM SCHEMES;

PARALLEL ARCHITECTURES;

EID: 77951543790     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727180     Document Type: Conference Paper

References (18)

1. G. J. Chaitin. Register allocation and spilling via graph coloring. In Proceedings of the SIGPLAN '82 Symposium on Compiler Construction, pages 98-105. ACM, ACM, 1982. Available as SIGPLAN Notices 17(6) June 1982.
2. M. Cierniak and W. Li. Unifying data and control transformations for distributed shared-memory machines. SIGPLAN Notices., 30(6):205-217, June 1995.
3. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In D. W. Wall, editor, ACM SIGPLAN '95 Conference on Programming Language Design and Implementation (PLDI), volume 30(6) of ACM SIGPLAN Notices, pages 279290, New York, NY, USA, June 1995. ACM Press.
4. C. Eisenbeis, S. Lelait, and B. Marmol. The meeting graph: A new model for loop cyclic register allocation. In L. Bic, W. Bohm, P. Evripidou, and J.-L. Gaudiot, editors, Proceedings PACT'95, pages 264-267, Limas-sol, Cyprus, June 27-29, 1995. ACM Press.
5. D. Genius and J. Eisenbiegler. Implications of memory mappings on cache misses. Technical Report 16, Universitat Karlsruhe, June 1998.
6. S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: An analytical representation of cache misses. In Proceedings of the 11th International Conference on Super-computing (ICS-97), pages 317-324, New York, July7-11 1997. ACM Press.
7. L. Hendren, G. Gao, E. Altman, and C. Mukerji. A register allocation framework based on hierarchical cyclic interval graphs. In Proc. 4th Int. Conf. Compiler Construction, volume 641 of LNCS, pages 176191. Springer-Verlag, 1992.
8. J. L. Hennessy and D. A. Patterson. Computer Architecture-A Quantitative Approach. Morgan Kaufman, 2nd edition, 1996.
9. M. S. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 63-74, Santa Clara, California, Apr. 8-11, 1991.
10. K. S. McKinley and O. Temam. A quantitative analysis of loop nest locality. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 94-104, Cambridge, Massachusetts, 1-5 Oct. 1996. ACM Press.
11. T. Mowry. Tolerating Latency Through Software Controlled Data Prefetching. PhD thesis, Dept. of Computer Science, Stanford University, Mar. 1994.
12. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, Oct. 1992.
13. P. R. Panda, H. Nakamura, N. D. Dutt, and A. Nico-lau. Improving cache performance through tiling and data alignment. In IRREGULAR 1997, pages 167185. Springer LNCS 1253, 1997.
14. G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. In Proceedings of the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'98), Montreal, Canada, June 1998.
15. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the ACM SIGPLAN '94 Conference on Programming Language Design and Implementation, pages 196-205, June 1994.
16. O. Temam, C. Pricker, and W. Jalby. Cache interference phenomena. In Proceedings of the Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 261-271, New York, NY, USA, May 1994. ACM Press.
17. E. van der Deijl, G. Kanbier, O. Temam, and E. Granston. A cache visualization tool. IEEE Computer, 30(7):71-78, July 1997.
18. M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. SIGPLAN Notices, 26(6):30-44, jun 1991. Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation.