EMBARC: An efficient memory bank assignment algorithm for retargetable compilers

ACM SIGPLAN Notices

Volumn 39, Issue 7, 2004, Pages 182-191

  Hiser, Jason D ^a   Davidson, Jack W ^a  

^a University of Virginia   (United States)

Author keywords

Embedded Systems; Partition Assignment; Retargetable Compilers

Indexed keywords

ALGORITHMS; BENCHMARKING; CACHE MEMORY; COMPUTER SYSTEMS; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; STATIC RANDOM ACCESS STORAGE;

EXPERIMENTATION; MEMORY PARTITIONS; PARTITION ASSIGNMENT; RETARGETABLE COMPILERS;

PROGRAM COMPILERS;

EID: 4544289987     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/998300.997190     Document Type: Conference Paper

References (18)

1. Trimaran test suite. World Wide Web, http://www.trimaran.org/.
2. University of tortono dsp benchmark suite. World Wide Web, http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.tar.gz.
3. O. Avissar and R. Barua. An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Transactions on Embedded Computing Systems, 1(1):6-26, 2002.
4. O. Avissar, R. Barua, and D. Stewart. Heterogeneous memory management for embedded systems. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 34-43. ACM Press, 2001.
5. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In Proceedings of the tenth international symposium on Hardware/software codesign, pages 73-78. ACM Press, 2002.
6. M. E. Benitez and J. W. Davidson A portable global optimizer and linker. In Proceedings of the SIGPLAN '88 Conference on Programming Language Design and Implementation, pages 329-338, 1988.
7. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings of the, 27th annual international symposium on Computer architecture, pages 83-94. ACM Press, 2000.
8. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin, Madison, 1996.
9. B. Calder, C. Krintz, S. John, and T. Austin, Cache-conscious data placement. In Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, pages 139-149. ACM Press, 1998.
10. V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Energy-oriented compiler optimizations for partitioned memory architectures. In Proceedings of the international conference on Compilers, architectures, and synthesis for embedded systems. pages 138-147. ACM Press, 2000.
11. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite.
12. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic management of scratch-pad memory space. In Proceedings of the 38th conference on Design automation, pages 690-695. ACM Press, 2001.
13. S. Lee, J. Lee, S. L. Min. J. D. Hiser, and J. W. Davidson. Code optimizations for a dual instruction set processor based on selective code transformations. In Proceedings of 7th International Workshop on Software and Compilers for Embedded Systems, 2003.
14. P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaeart, E. brockmeyer, C. Kulkarni, A. Vandercappelle, and P. G. Kjeldsberg. Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems, 6(2):149-206, April 2001.
15. P. R. Panda, N. D. Dutt, and A. Nicolau. On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems, 5(3):682-704, 2000.
16. M. A. R. Saghir, P. Chow, and C. G. Lee. Exploiting dual data-memory banks in digital signal processors. In Proceedings of the SIGPLAN '96 International Conference on Architectural Support for Programming Languages and Operating Systems, pages 234-243, 1996.
17. S. Udayakumaran and R. Barua. Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In Proceedings of the SIGPLAN '03 Conference on Compiler and Architecture Support for Embedded Systems, October 2003.
18. W. Zhao, B. Cai, D. Whalley, M. W. Bailey, R. van Engelen, X. Yuan, J. D. Hiser, J. W. Davidson, K. Gallivan, and D. L. Jones. Vista: a system for interactive code improvement. In Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems, pages 155-164, 2002.