Network application driven instruction set extensions for embedded processing clusters

International Conference on Parallel Computing in Electrical Engineering: Workshop on System Design Automation, SDA, PARELEC 2004

Volumn , Issue , 2004, Pages 209-214

  Grünewald, Matthias ^a   Le, Dinh Khoi ^a   Kastens, Uwe ^a   Niemann, Jörg Christian ^a   Porrmann, Mario ^a   Rückert, Ulrich ^a   Slowik, Adrian ^a   Thies, Michael ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTER ARCHITECTURE; COMPUTER NETWORKS; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; OPTIMIZATION; PROGRAM COMPILERS;

EMBEDDED PROCESSING CLUSTERS; INSTRUCTION SETS; NETWORK PROCESSING; PROCESSOR DESIGN;

EMBEDDED SYSTEMS;

EID: 13944264301     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. M. Jain and M. Balakrishnan and A. Kumar. ASIP Design Methodologies : Survey and Issues. In Proceedings of the Fourteenth International Conference on VLSI Design, pages 76-81, January 2001.
2. D. Langen, J.-C. Niemann, M. Porrmann, H. Kalte, and U. Rückert. Implementation of a RISC Processor Core for SoC Designs - FPGA Prototype vs. ASIC Implementation. In Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC), 2002
3. J.-C. Niemann et al. A holistic methodology for network processor design. In Proceedings of the Workshop on High-Speed Local Networks held in conjunction with the 28th Annual IEEE Conference on Local Computer Networks (LCN2003), pages 583-592, 20 - 24 October 2003.
4. M. Grünewald, J.-C. Niemann, and U. Rückert. A performance evaluation method for optimizing embedded applications. In Proceedings of the 3rd IEEE International Workshop on System-On-Chip for Real-Time Applications, pages 10-15, Calgary, Alberta, Canada, June 30 - July 2 2003.
5. D. Fischer, J. Teich, M. Thies, and R. Weper. Efficient architecture/compiler co-exploration for ASIPs. In ACM SIG Proc. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2002), pages 27-34, Grenoble, France 2002, Oct. 2002.
6. C. W. Fraser, D. R. Hanson, and T. A. Proebsting. Engineering a simple, efficient code-generator generator. ACM Letters on Programming Languages and Systems, 1(3):213-226, Sept. 1992.
7. Virtual Silicon. Single-Port SRAM Compiler UMC 0.13μm (L130E-HS-FSG), June 2003.